Asic Design Engineer: Average Salary in San Mateo, CA in 2024

Interacts and communicates with design teams performing logical design, logical verification, analog circuit design and verification, and layout design. You'd leverage your understanding of computer architecture, mixed-signal design, off-chip signaling, RTL development, design-for-test, and logical ...

Come aboard a pioneering hardware startup in Silicon Valley as a ASIC Design Engineer. Here, you'll collaborate with some of the globe's most talented and dedicated engineers, shaping designs that push the boundaries of performance, energy efficiency, and scalability. We're in search of candidates w...

The Digital Implementation team is seeking a highly motivated and innovative engineer who be part of the timing team working on timing flows, constraints, analysis & debug of timing issues that will enable physical design activities and will be responsible for physical design implementation of the M...

Come aboard a pioneering hardware startup in Silicon Valley as a ASIC Design Engineer. Here, you'll collaborate with some of the globe's most talented and dedicated engineers, shaping designs that push the boundaries of performance, energy efficiency, and scalability. We're in search of candidates w...

Synopsys is seeking a talented Staff RTL Design Engineer and an expert in microarchitecture, RTL development for our next-generation ARC-V processor IP. We offer the world's broadest portfolio of silicon IP-predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. A...

The Digital Implementation team is seeking a highly motivated and innovative engineer who be part of the timing team working on timing flows, constraints, analysis & debug of timing issues that will enable physical design activities and will be responsible for physical design implementation of the M...

Contribute to MatX’s silicon design and physical design methodology with a scalable solution across blocks, subsystems, fullchip designs from RTL to GDS. RTL-to-silicon experience in driving physical design for subsystems and/or top-level functions with ASICs and SOCs from early RTL design and netli...

As a Senior ASIC designer, you will be involved in the design and integration of advanced and complex ASICs through the following assignments:. SLAC National Accelerator Laboratory Senior ASIC Design Engineer Menlo Park , California Apply Now. SLAC National Accelerator Laboratory seeks a ...

ASIC Digital Design Engineer Staff. ASIC Digital Design Engineer, Staff. Our DDR PHY IP team is hiring a Digital ASIC Design engineer specializing in software, firmware, and build flow for its configuration software called PHYINIT. Experience in ASIC flow (design, verification, configuration). ...

Job Title: ASIC Design Engineer. Logic design /micro-architecture / RTL coding is a must. Experience in Synthesis / Understanding of timing concepts for ASIC is required. Experience in design of DDR / USB /SATA/ PCIe controller or such complex protocols is a plus. ...

Interacts and communicates with design teams performing logical design, logical verification, analog circuit design and verification, and layout design. You'd leverage your understanding of computer architecture, mixed-signal design, off-chip signaling, RTL development, design-for-test, and logical ...

ASIC design experience with a demonstrable track record of RTL logic design in multi-million gate ASICs with Verilog or System Verilog. Architect and implement complex RTL designs. Work with the physical design team to resolve implementation and timing issues and to optimize power. Electrical or Com...

Analog Circuit Design, Mixed Signal IC Design, Standard Cell, Analog Computing, AI tensor. Develop efficient circuit designs meeting performance, power and area target. Work with a layout designer to implement the layout of circuit. What's more, our passion propels us to dive headlong into the realm...

We are looking for a Physical ASIC Design Implementation Engineer. Were looking for a Physical Implementation Engineer for full backend (P&R) projects from netlist-in to GDSII-out flow, for. ...

Analog Circuit Design, Mixed Signal IC Design, Standard Cell, Analog Computing, AI tensor. Role: AI Tensor Development Engineer, full time based in Bay Area. Develop efficient circuit designs meeting performance, power and area target. Work with a layout designer to implement the layout of circuit. ...

Principal ASIC Design Engineer. As such, we are seeking an experienced ASIC or FPGA design engineer with significant understanding of L2 and L3 networking technology. We are a small, fast-growing company looking to build out its Platform Engineering team to develop NPU IP and network appliances that...

As a Senior ASIC designer, you will be involved in the design and integration of advanced and complex ASICs through the following assignments:. SLAC National Accelerator Laboratory seeks a Senior Application Specific Integrated Circuit (ASIC) design engineer within the Integrated Circuits Department...

Duration: Full TimeLocation: Mountain View , CA (Onsite) As a RTL ASIC Design Engineer, you will: Minimum Qualifications: looking for RTL ASIC Design engineer with some storage backgroundLogic design /micro-architecture / RTL coding is a must. Innova Solutions is immediately hiring a RTL ASIC Desig...

We are now looking for a Senior ASIC Floorplan Design Engineer!. NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. Solve timing and routing congestion issues with physical and ASIC design teams by influencing early design and physical i...

This position assists with planning and scheduling of assigned engineering work; monitors work for compliance to applicable codes, accepted engineering practices, and ACCO standards; ensures effective communication and coordination on assigned projects between all disciplines and all other project t...

Applied FPGA design engineering. With experience in Field Programmable Gate Array (FPGA) design as it relates to digital signal processing (DSP), radar, communications and EW systems, you will be expected to contribute on current programs and quickly grow into a task leader. FPGA design experience i...

Hardware Design Engineer, System Design Engineer, System Architect, Software Design Engineer, Firmware Design Engineer, Engineering Manager, Engineering Director, Engineering VP, Cybersecurity Manager, Cybersecurity Director, Cybersecurity VP, Procurement Manager, Procurement Director, Procurement V...

Hardware Design Engineer, System Design Engineer, System Architect, Software Design Engineer, Firmware Design Engineer, Engineering Manager, Engineering Director, Engineering VP, Cybersecurity Manager, Cybersecurity Director, Cybersecurity VP, Procurement Manager, Procurement Director, Procurement V...

...

The primary purpose of the position is to support the annual State of Good Repair (SGR) program at Metrolink, which includes the preliminary project planning phases, through design and construction of funded projects. ...