Talent.com
Design Verification Engineer
Design Verification EngineerSeneca Resources • Santa Clara, CA, US
serp_jobs.error_messages.no_longer_accepting
Design Verification Engineer

Design Verification Engineer

Seneca Resources • Santa Clara, CA, US
job_description.job_card.variable_days_ago
serp_jobs.job_preview.job_type
  • serp_jobs.job_card.full_time
job_description.job_card.job_description

Position Title : Design Verification Engineer

Location : San Jose, CA (Hybrid – 2–3 days onsite)

Clearance Requirements : None

Position Status : Contract

Pay Rate : $75 / hr on W2

Position Description :

Seneca Resources is seeking a highly skilled and self-motivated Design Verification Engineer to join a cutting-edge team driving the development of industry-leading IP for next-generation processors. This role offers the opportunity to work on complex digital architectures and collaborate across RTL, firmware, circuit, and architecture teams to deliver high-performance, high-quality solutions.

This is a hybrid role with flexibility for remote work, ideally aligned to the Pacific Time Zone. Candidates must be available for video-based technical interviews and comfortable being on camera.

Key Responsibilities :

Develop and maintain functional verification tests for complex digital designs

Build directed and random test cases; debug failures and identify root causes

Collaborate with RTL and firmware engineers to resolve design defects

Perform functional and code coverage analysis

Provide technical support across engineering teams

Contribute to verification planning and execution for high-speed memory interfaces and processor subsystems

Required Skills / Education :

Bachelor's or Master's degree in Computer Engineering, Electrical Engineering, or related field

10+ years of experience in ASIC design verification

Proficiency in Verilog, SystemVerilog, and UVM

Strong programming skills in C / C++

Experience with DDR, Memory Controller, or PHY verification

Familiarity with scripting languages such as Python, Perl, or TCL

Experience debugging RTL and firmware using simulation tools

Understanding of Design for Test (DFT) methodologies is a plus

Strong analytical, problem-solving, and communication skills

Ability to work effectively across distributed teams and time zones

About Seneca Resources

At Seneca Resources, we are more than just a staffing and consulting firm—we are a trusted career partner. With offices across the U.S. and clients ranging from Fortune 500 companies to government organizations, we provide opportunities that help professionals grow their careers while making an impact.

When you work with Seneca, you're choosing a company that invests in your success, celebrates your achievements, and connects you to meaningful work with leading organizations nationwide.

serp_jobs.job_alerts.create_a_job

Design Verification Engineer • Santa Clara, CA, US