Talent.com
Analog-Mixed Signal (AMS) Verification Engineer
Analog-Mixed Signal (AMS) Verification EngineerMogi I/O: OTT/Podcast/Short Video Apps for you • Austin, TX, US
Analog-Mixed Signal (AMS) Verification Engineer

Analog-Mixed Signal (AMS) Verification Engineer

Mogi I / O : OTT / Podcast / Short Video Apps for you • Austin, TX, US
job_description.job_card.variable_days_ago
serp_jobs.job_preview.job_type
  • serp_jobs.job_card.full_time
  • serp_jobs.job_card.permanent
job_description.job_card.job_description

Analog-Mixed Signal (AMS) Verification Engineer

2 days ago Be among the first 25 applicants

Work Type : Full-Time | Onsite (Austin, Texas) | Experience : 5+ Years | Employment : Direct Hire (Core Team, Well-Funded Startup) | Sponsorship : Likely H1B / EAD eligible

About The Client

  • Our client is a Series-D semiconductor innovator, specializing in programmable coherent DSP solutions powering cloud and AI infrastructure. Their breakthrough DSP technology is foundational to high-speed data center interconnects — enabling faster, more efficient cloud and AI communications. Backed by $180MM investment from Kleiner Perkins, Spark Capital, Mayfield, and Fidelity, this firm is out of stealth and scaling rapidly to support the future of AI-driven connectivity.

Job Overview

  • The role focuses on mixed-signal verification for advanced DSP-based communication and AI interconnect chips. You'll develop behavioral models for analog blocks, run mixed-signal dynamic verification, and collaborate with world-class analog and digital design teams to validate next-gen coherent DSP solutions.

    • Key Responsibilities

  • Perform behavioral modeling (BM) of analog designs to enable digital verification.
  • Conduct mixed-signal dynamic verification (without AMS) using chip-level digital design tools.
  • Write, simulate, and debug Verilog / SystemVerilog code for verification.
  • Use Cadence Virtuoso Schematics to interface with analog designs.
  • Develop test plans, verification strategies, and scalable testbench automation.
  • Collaborate with DSP, analog, and digital engineering teams to validate high-speed designs.
  • Present verification results, maintain coverage metrics, and ensure first-pass success in silicon.

    • Minimum Qualifications

  • 5+ years of mixed-signal verification experience.
  • Strong background in Behavioral Modelling (BM) for analog-to-digital verification.
  • Hands-on Verilog / SystemVerilog verification coding.
  • Familiarity with Virtuoso Schematics.
  • Basic understanding of analog design fundamentals.

    • Preferred Qualifications

  • Experience with UVM (Universal Verification Methodology).
  • Background working with both Synopsys and Cadence verification tools.
  • Understanding of advanced verification infrastructure – simulators, waveform viewers, coverage, execution automation.
  • Proven track record of building portable / scalable test environments.
  • Strong communication skills; ability to write test plans, document results, present to multi-functional teams.

    • J-18808-Ljbffr

    serp_jobs.job_alerts.create_a_job

    Verification Engineer • Austin, TX, US