Are you an engineer looking to take on larger responsibilities while keeping a keen eye on the details? Do you enjoy working cross-functionally to solve multi-disciplinary problems end to end?
Join our team of highly motivated, high caliber, detail-oriented problem solvers.As an ASIC Design Engineer, your primary responsibilities will include chip architecture definition, block / function definition, specification, RTL design and simulation of digital functions on complex ASICs for next generation Apple products.
Description
- Work with system and architecture teams to define chip requirements
- Define top level chip architecture and develop detailed uArch specifications for digital block functions
- Implement the functions in Verilog RTL to specification
- Utilize state of the art low power design techniques to achieve aggressive power targets
- Support the DV team in verification closure for achieving first pass silicon
- Perform all design integration activities like Lint, CDC, RDC, Synthesis & ECO
- Work with Physical Design Team on resolving STA, physical, power and logical issues
- Collaborate with internal and cross-functional Firmware, Si validation and System stakeholders
Minimum Qualifications
- BS + 10 years of relevant experience
- Knowledge of best practices with respect to implementation of digital logic
- Experience in Low Power design methodology
- Experience with multiple clock domains and asynchronous interfaces
- Power user of industry standard design tools and flows for logic synthesis, timing constraints, timing closure, STA, equivalence checking and other front-end tools
- Flow automation scripts using Perl / Python, Tcl, or shell scripts
Preferred Qualifications
- MS + 10 years of relevant experience
- Experience in Processor subsystems, High speed serial interfaces or DSP is a plus
- Experience with on-chip bus protocols such as AMBA AXI, AHB, APB is a plus
- Experience in hands-on lab evaluation and silicon bringup
- Understanding of Design Verification methodology
- Understanding of ASIC test methodology such as scan insertion, memory BIST and test pattern generation
- At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role.
The base pay range for this role is between $175,800 and $312,200, and your base pay will depend on your skills, qualifications, experience, and location.
Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs.
Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan.
You’ll also receive benefits including : Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses including tuition.
Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.
Note : Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.
Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.
Learn more about your EEO rights as an applicant.
J-18808-Ljbffr
Technical Staff Engineer - ASIC Design
Technical Staff Engineer - ASIC Design. Lead and mentor fellow design engineers; scope and schedule deliverables. Define subsystem/block feature sets, describe design and implementation details into engineering documents and registers documents. Bachelor's or Master's degree in Electrical Engineerin...
Lead ASIC Design Engineer - Santa Clara, CA
Support customer’s design through all phases of ASIC execution. Ensure designs meet product performance requirements by performing related tasks. Digital design of complex modules/sub-systems, with solid understanding of clock-domain crossings. ...
Senior ASIC Design Engineers
The Front-End ASIC Design Engineer will be a key person in this growing design department. Front-end ASIC Design Engineers - Santa Clara, CA. Hands-on ASIC front-end design, ideally in design services environments (product backgrounds acceptable). Support customer’s design through all phases of ASIC...
ASIC Register Transfer Level, Design Engineer, Machine Learning Accelerators
ASIC RTL Design Engineer, Machine Learning Accelerators. Bachelor's degree in Electrical Engineering, Computer Engineering, or equivalent practical experience. ASIC design using SystemVerilog or RTL. Work independently and collaboratively to create and review ASIC/SoC subsystem design architecture a...
ASIC Physical Design Engineer, Proto (Staff, Senior, Principal)
As a senior ASIC Physical Design Engineer, you will work closely with other digital designers and mixed signal designers to develop the next generation of mining ASIC. ASIC Physical Design Engineer, Proto (Staff, Senior, Principal). So we’re building a bitcoin mining rig powered by Block designed cu...
ASIC Design Engineer
As an ASIC Design Engineer, your responsibilities span various aspects of SOC design:. Design, implement, and debug complex logic designs . Work with other specialists that are members of the SOC Design - Verification, Emulation, STA, and Physical Design teams . The position will involve interfacin...
ASIC/RTL Design Engineer
Title: ASIC/RTL Design Engineer. ASIC design and integration familiar with lint/cdc/rdc challenges, comfortable with scripting,. Design for low power and power intent design using Unified Power Format (“UPF”). Digital design, using System Verilog and/or Verilog RTL, RTL generators (in Python), and/o...
Technical Staff Engineer - ASIC Design
Technical Staff Engineer - ASIC Design. Lead and mentor fellow design engineers; scope and schedule deliverables. Define subsystem/block feature sets, describe design and implementation details into engineering documents and registers documents. Bachelor's or Master's degree in Electrical Engineerin...
Senior ASIC Physical Design and Timing Engineer
We are now looking for a motivated ASIC Physical Design and Timing Engineer to join our dynamic and growing team. Drive physical design and timing of high-frequency and low-power CPU, GPU, DPU and SoCs at block level, cluster level, and/or full chip level. BS (or equivalent experience) in Electrical...
ASIC Design Engineer.
Cisco’s silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography silicon organization and a large campus (with onsite gym, healthcare, and café, social interest groups, and philanthropy), with the startup culture and breadth of growth...