Senior Principal ASIC Design Engineer

As a key member of Fortinet's ASIC design team you will help design and architect Fortinet s Next-Generation System-On-Chip FortiASIC to accelerate world's most powerful networking security system.

Fortinet's SOC ASIC enables FortiGate to achieve best-in-class throughput with consolidated security and networking capabilities.

FortiGate enables distributed enterprises, branch offices and SMBs to leverage the superior protection of Fortinet's Security Fabric.

Current generation SOC FortiASIC delivers more than doubled security networking performance over enterprise-class CPUs found in other competing solutions.

Next-Generation SOC FortiASIC will further surpass performance of current generation and continue demonstrating Fortinet's leadership with unparalleled data processing power and integrated security features.

You will play a principal role in developing next-gen SOC architecture, perform IP integration, chip level RTL design & verification and lead low power design methodology.

Candidate must be able to work with self-motivation and deliver on commitments with challenging schedules, lead design teams through various phases of ASIC design process including RTL design, chip level verification, coverage analysis, synthesis and STA.

Candidate must possess solid knowledge in SOC design techniques, analog IPs, high speed IO protocols, CPF / UPF power design flow and lint / CDC tools.

Job Responsibilities :

Lead architecture design to shape micro-architecture of next-generation SOC FortiASIC.

Work with IP teams to review verification test plan, coverage analysis and full-chip simulation.

Design implementation using Verilog HDL and synthesis.

Work with physical design teams to verify constraints, optimize place & route and achieve timing closure.

A self-starter with ability to manage time effectively and work within a diverse team environment.

Job Requirements :

Experienced in design and implementation of complex multi-million gate SOCs.

Familiarity with ARM subsystem, SMP multi-socket cache coherency.

Familiarity with high speed IP protocols such as PCIe5 and DDR5.

Preferred experience in chiplet multi-die system-in-package design.

Strong experience designing digital circuits using Verilog HDL.

Strong experience in formal verification of digital design.

Fluent in C, C++, assembly and scripting languages.

Excellent communication skills.

Education Requirements :

MS & BS in Electrical Engineering or related field with 10+ years of SOC ASIC design experience.

The US base salary range for this full-time position is $190,000-$260,000. Fortinet offers employees a variety of benefits, including medical, dental, vision, life and disability insurance, 401(k), 11 paid holidays, vacation time, and sick time as well as a comprehensive leave program.

Wage ranges are based on various factors including the labor market, job type, and job level. Exact salary offers will be determined by factors such as the candidate's subject knowledge, skill level, qualifications, experience, and geographic location.

All roles are eligible to participate in the Fortinet equity program, Bonus eligibility is reviewed at time of hire and annually at the Company's discretion.

Why Join Us :

We encourage candidates from all backgrounds and identities to apply. We offer a supportive work environment and a competitive Total Rewards package to support you with your overall health and financial well-being.

Embark on a challenging, enjoyable, and rewarding career journey with Fortinet. Join us in bringing solutions that make a meaningful and lasting impact to our 660,000+ customers around the globe.

LI-BHAVYA