Summary :
Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly.
Bring passion and dedication to your job and there's no telling what you could accomplish! Dynamic, thoughtful people and inspiring, innovative technologies are the norm here.
The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it.
Do you want join us in these pursuits? Join us to help deliver the next groundbreaking Apple product! In this highly visible role, you will be at the center of a processor design effort interfacing with all disciplines, with a critical impact on getting functional products to millions of customers quickly.
Key Qualifications :
BS and 3+ years of relevant industry experience Experience with physical design, integration, and verification (PDV) experience on large processor and / or SoC designs Knowledge of industrial standards and practices in physical design, including floorplanning, partitioning, budgeting, place and route and physical verification Will be responsible for CPU floorplan, area optimizations, block partitioning and pin placements.
Experience using synthesis & place-route tools Knowledge of low power design, physical construction, integration, PDV, DRC / LVS verification.
Solid understanding of scripting languages, such as Perl / Tcl Solid understanding of CMOS circuit design. Layout design background is a plus Working knowledge of extraction, STA , EMIR methodology, and tools Ability to work well in a team, being an excellent problem solver, and self-motivated
Description :
As a CPU Physical Design and Integration Engineer, you will be participating in the physical design, integration, and verification of high performance, low power processor development.
Full chip floorplan, area optimizations, block partitioning and pin placements- Own chip level place and route (PnR), final CPU layout database construction and verification (PDV)- Develop and validate Power Grid, including routability analysis- Drive custom layout integration- Work with the implementation / CAD teams during the entire chip design cycle to drive signoff closure for tapeout- Work with SOC team to meet IP technical and delivery requirements- Participate in establishing CAD and physical design methodologies- Participate in flow development for chip integration and analysis- Scripting to automate tasks and improve debug efficiency
Additional Requirements :
Physical Design Static Timing Analysis / STA Engineer
Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for SoCs. Strong understanding of digital design concepts, including synthesis, timing analysis, and formal...
CPU Design Verification Engineer
As a CPU Verification Engineer owning the verification of a certain area of functionality in a CPU design, you will have the responsibilities as follows: • Work closely with architecture and RTL designers on verifying the functionality correctness of the design• Develop and lead test plan and test e...
Physical Security Design Engineer - West Coast Based
Work with internal and external partners and consultants to ensure that physical security requirements are appropriately coordinated across standards, schematic design documents (drawings and specifications) and detailed design and construction documents. Attend meetings with project design teams wi...
Platforms Applications Engineer: System Solutions Thermal & Mechanical Design - GPU
In this role you will be working closely with internal architects, thermal & mechanical design engineers, silicon design engineers, key customers and industry partners to drive customers overall thermal and mechanical system solutions optimization around AMD EPYC and Instinct solutions. The succ...
Silicon Validation Software Engineer: CPU and Memory Hierarchy
Work with designers and architects to understand the functionality of various blocks in the SoC- Create validation test plans, ensuring all key features are covered - Develop SW workloads to validate various CPU and memory subsystem features- Integration of these workloads into an existing system va...
Sr. Thermal Controls & Integration Engineer
Responsibilities Design and document test cases at the system and vehicle level based on system and software requirements Work with firmware developers and systems engineers to diagnose issues and drive resolution Track feature maturity through test coverage across unit testing, Software-in-the-Loop...
Digital Integration & Timing Engineer
This is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. Collaborate with Chip Architecture,...
Silicon Physical Design Engineer II
Run and fix complete set of physical design verification and reliability verification. Design complex layout for mixed signal and analog circuit in deep sub-micron CMOS technologies. Work with circuit design to floor plan and complete the layout. Review and analyze the layout with the circuit design...
Satellite Integration and Test Engineer
As a customer In-Plant Satellite Factory Integration & Test (I&T) Engineer, provide government customer insight at satellite contractor facility during design, manufacture, integration, test and launch phases. Experience with early life-cycle satellite engineering activities/milestones, sate...
Lead Engineer- Design and Commissioning
Provides technical guidance for engineers/technicians, make design recommendations, performs design reviews, field demolition and construction support, leads onsite commissioning activities, and provides troubleshooting support for protective relay replacement projects. Ulteig is seeking qualified c...