Senior Memory Design Engineer

Ursus
Santa Clara, CA
Full-time

SUMMARY

Rivos Custom Circuits team is seeking highly motivated candidates to develop state of the art custom SRAM memories, Register file memories, and compiled memories to improve circuit performance, optimize dynamic and static power and support silicon bring up.

The role will be at the center of a state-of-the art circuit design effort, interfacing with all disciplines and have a critical impact on getting products to market quickly.

The qualified candidate will be responsible for designing and delivering custom circuits from scratch. Candidates must have 8-10 years of experience in transistor level circuit design, circuit simulation, equivalence checking, PPA trade off analysis, low power design techniques, timing, noise and power characterization.

RESPONSIBILITIES :

  • Drive design and development of SRAM, register file, custom cells to enable high performance and low power designs
  • Work with microarchitecture team to gather specifications and drive optimal implementation
  • Conduct early sizing estimates and PPA analysis . Design entry and simulations for optimal design sizing.
  • Design equivalence checking using the latest industry standard LEC tools
  • Work closely with mask designers on custom design implementation, DFM and yield enhancement features
  • Deliver high quality design collateral
  • Collaborate with the CPU and SoC Physical design teams on floorplanning, placement, timing and power closure of the custom design
  • Interact with technology team, participate in developing design and test plans
  • Collaborate with CAD teams and drive design flow enhancements

QUALIFICATIONS :

  • The ideal candidate will have 10 years of custom circuit design experience from RTL-GDS for CPU and SoC applications
  • Prior experience and proven success of successfully designing high performance SRAM memories, Register file memories, SRAM compilers, data path designs and standard cells
  • Experience designing transistor-level custom circuits in advanced FinFET technology nodesMust have a solid experience with the custom circuit tool flows for delivering design collaterals.
  • A solid understanding of device physics, process technology and circuit design techniques for high performance, low power
  • Experience with advanced process design rules and supervising mask design
  • Knowledge developing automation for compilers and standard cells
  • Post-Silicon test and debug experience
  • Ability to work well in a team and be productive under aggressive schedules.
  • Excellent problem solving, written and verbal communication

IND123

30+ days ago
Related jobs
Promoted
PsiQuantum
Palo Alto, California

The Senior Systems Engineer is a hands-on role which drives and supports design and execution of fiber optic systems. Sub-system design including integration of optics, electronics, firmware, software and thermal design. By harnessing the laws of quantum physics, quantum computers can provide expone...

Promoted
VirtualVocations
Santa Clara, California

A company is looking for a Senior Design Quality Assurance Engineer. ...

Promoted
RCG INFOSOFT INC
Mountain View, California

Job Title: Senior Design Verification Engineer. ...

Promoted
CV Library
San Jose, California

We seek a dynamic Senior Rail Design Engineering professional to join our growing family. To support LAN's ongoing expansion, we seek an experienced Senior Rail Design Engineer with a deep understanding of rail geometry, rail operations, signaling, and PTC and a comprehensive knowledge of AREMA stan...

Promoted
Acceler8 Talent
Mountain View, California

Senior Analog IC Design Engineer. Acceler8 Talent is seeking a Senior Analog IC Design Engineer to join a very well-funded AI hardware startup that’s championing innovation in the semiconductor industry. Collaborate with design engineering teams to translate system-level requirements into electrical...

Promoted
ATR International
Milpitas, California

Hands on package design; high-speed SI and PI, die and package decoupling caps optimizations, package and PCB SI and PI Characterizations, impedance verification, high frequency s-parameters extraction, Hspice model, package Hspice and RLC model extraction and designs. Hands on PCB design; SI, PI an...

NVIDIA
Santa Clara, California

NVIDIA is looking for a Senior ASIC Design Engineer for our Memory Controller team!. As a Senior ASIC Engineer, you'll join a group of hard-working engineers to craft and implement innovative Memory Controllers for our GeForce GPUs and Tegra SoCs! At Nvidia, you'll make a real impact in a multifacet...

MediaTek
San Jose, California

Job DescriptionMediaTek’s advanced Memory Design team in San Jose is looking for a senior memory design engineer to define and architect memory circuits for high performance compute ASICs targeting Cloud AI, Data Center Networking, Automotive and other Enterprise ASIC applications as well as edge AI...

NVIDIA
Santa Clara, California

We are now looking for a Senior Package Design Engineer in the Advanced Technology Group (ATG). To this purpose, we are now seeking a passionate Package Design Engineer who is committed to making a difference in the world through their contributions. You will be responsible for leading package test ...

Abbott
Milpitas, California

Engineer role supports our next-generation biosensor product design and development, focusing on clinical data analyses and sensor algorithm verification and improvement. Bachelor’s degree in Biomedical Engineering, Bioengineering or related physical or life science. Design and develop signal proces...