The application window is expected to close on 10 / 15 / 2024
This is an onsite role and will require working out of the Milpitas / San Jose office location.
Who We Are
The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products.
We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world.
Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio.
Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.
Who You'll Work With
You will be in the Silicon One development organization as an ASIC Implementation Technical Lead in San Jose, CA with a primary focus on Design-for-Test.
You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle.
As a member of this team you will also be involved in crafting groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation flow and post silicon validation phases with additional exposure to physical design signoff activities .
What You'll Do
You will be part of ASIC physical design Team which is responsible for full Chip physical implementation from RTL to GDSII.
As Physical Verification Engineer your main responsibilities will include :
- Perform full chip DRC / LVS / ERC / ANT checks, review and debug the issues, provide solutions and ensure signoff clean results
- Work with block and top level implementation teams to understand physical aspects and feedback on necessary updates
- Work closely with block and TOP level physical implementation, IP development teams and to resolve PV issues and address to proper owners
- Deploy and improve physical verification flows and methodologies. Develop custom check as per need for verification robustness
- Support block and TOP implementation teams to solve local PV issues
Minimum Qualifications :
- BS / MS in Electrical Engineering or Computer Science, with 7+ year minimum of hands-on experience in ASIC implementation and Physical verification
- Prior experience in deep submicron CMOS technologies
- Prior experience with physical verification (DRC, LVS, ERC, ANT), debug and solution
- Experience in one of the scripting languages (Python, Tcl, Skill)
Preferred Qualifications :
- 7+ years of experience working with block or full chip physical verification and / or owning Physical Verification CAD flow development and support
- Experience on 7nm nodes and below
- Prior experience working with semiconductor foundries on installation, and maintenance of process design kits (PDKs) for SOC physical design teams
- Previous work experience working with Package and floorplan teams to define padring and bump-map design
- Background in industry-standard physical verification EDA tools
Physical Design Engineer
As a physical design engineer you will be spearheading the implementation of complex multi-hierarchy designs, ensuring robust physical design processes like logic synthesis and static timing analysis. Develop and own physical design implementation of multi-hierarchy designs including physical aware ...
Physical Design Engineer
Typically requires minimum of 7-20 years of experience in Physical Design with mainstream P&R tools. Bachelors OR Master’s Degree Engineering in Electronics or Electrical or Telecom or VLSI Engineering. Working on 10nm/7nm/5nm or lower nodes designs with various customers for deployment. Expertise i...
Physical Design Engineer
Title: Physical Design Engineer. ...
Senior Physical Design Engineer (ICB4)
As a Senior Physical Design Engineer, the ideal candidate will be responsible for the 3nm high-speed physical designs. Methodology & Flow development of Physical Design and Timing Closure. Qualifications: BE plus 8+ years, or ME plus 6+ years, in deep-sub-micron IC physical designs, or equivalen...
Senior Physical Design Engineer
Physical design for high-performance designs going into industry leading AI/ML architecture. Define PD requirements by working closely with the front-end team, understand the chip architecture and drive physical aspects early in the design cycle. Physical design tasks including such as synthesis, Pn...
Senior Physical Design Engineer (contract, hybrid)
Senior Physical Design Engineer. You will be responsible for doing all aspects of SOC Physical Design implementation. Synopsys Flow Development & SOC implementation methodologies that will be deployed and used by customer’s Physical Design Implementation team members. Synopsys ICV for PV (Physic...
Physical Design Engineer
The Physical Design Engineer will be responsible for the entire product design lifecycle. Experience in Physical Design Implementation which includes Floorplan, Chip Partitioning, Power mesh, Clock Tree, Physical optimization, Place and Route, STA, Timing closure, Power analysis and Physical Verific...
Senior Physical Design Engineer
Manage the physical implementation of low power systems-on-a-chip, starting from RTL to tape out quality databases Lead physical design flow including synthesis, LEC, timing, IR drop, formal, PNR, and ECOManage outsource external design services companies as needed by project schedules Currently bas...
SoC Physical Design Engineer, Top Level
Work with the physical design team to drive methodologies and “best known methods” to streamline physical design work, come up with guidelines and checklists, drive execution, and track progress. Resolve design and flow issues related to physical design, identify potential solutions, and drive execu...
Physical Design Engineer
You will work on silicon realizations, partnering with logic designers and physical implementation engineers. Expertise in Physical Design, Synthesis, EM/IR, Physical Verification, Timing Signoff. You will be responsible for Logic Synthesis, Physical Design, Power optimization, Timing Analysis, and ...