Summary :
Would you like to join Apple’s growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF / Analog architecture and design, Systems / PHY / MAC architecture and design, VLSI / RTL design and integration, Emulation, Design Verification, Test and Validation, and FW / SW engineering.
As a Wireless Design Verification Engineer, you will be responsible for pre-silicon RTL verification of communication subsystem including MAC, PHY, and interfaces.
With deep understanding of communication systems and protocols, you will interact with DV methodologists, designers and communication systems engineers to develop reusable testbench and verification environment deploying the latest methodology with metric driven verification.
Key Qualifications :
BS and 3+ years of relevant industry experience.Wireless / Wired communication block / system verification experience.Advanced knowledge of SystemVerilog and DV methodology.
Solid verification skills in problem solving, constrained random testing, and debugging.Verification experience of one or more of the following : MAC, PHY, DMA, timer, AMBA bus and fabric, encryption / decryption engine.
Knowledge of wireless protocols such as Bluetooth, WLAN, or Zigbee a plus.Experience with SystemVerilog Assertion (SVA) a plus.
Should be a great teammate with excellent communication skills and the desire to take on diverse challenges.
Description :
- Understand details of microarchitecture and build verification plan from specification, review and refine to achieve coverage targets.
- Build block / subsystem / chip level testbench using best in class DV methodology.- Architect testbench with maximum reusability in mind, and create UVM libraries.
- Generate directed and constrained random tests.- Debug failures, manage bug tracking, and close coverage.- Create and analyze block / subsystem level coverage model, and add test cases to increase coverage.
- Work closely with team members to improve methodology, and flow.
Additional Requirements :
Apple is an equal opportunity employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities.
Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.
Senior Design Verification Engineer
Join a well funded start up who are at the forefront of RISC-V and Chiplet technology! They are seeking a Senior Design Verification Engineer to contribute to the development of RISC-V processors and subsystems. As Senior Design Verification Engineer, you will work with cutting edge technologies and...
Design Verification Engineer
If you are a motivated Design Verification Engineer with expertise in PCIe and NVMe, and you have a passion for ensuring the highest quality in digital design, we would love to hear from you!. We are seeking a highly skilled Design Verification Engineer with experience in domains such as PCIe and NV...
Design Verification Engineer
We are seeking a Design Verification Engineer for our full-time role with Capgemini Engineering. Job Role: Design Verification Engineer. Design Verification background, but more focused or specialized in the python scripting, tool implementation using python. World leader in engineering and R&D serv...
Design Verification Engineer
Quest Global is hiring for design verification engineer job position in the location of San Jose,CA. Title :: Design Verification Engineer. Experience in SoC / Chip level verification. Recent experience with verification of networking and/or security SoC. ...
Design Verification Engineer
Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. Failure analysis of Register Transfer Level and Gate simulations and resolve them by working with design engineers. Creat...
Design Verification Engineer
Role: Design Verification Engineer. SOC Verification experience using ARM Cortex Microcontroller is required. Experience with advanced peripheral bus Verification IP's such as GPIO, UART, SPI, SW, JTAG, and I2C. ...
Design Verification Engineer
Role: Design Verification Engineer. Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. Failure analysis of Register Transfer Level and Gate simulations and resolve them by ...
Design Verification Engineer
The Design Verification Engineer will become part of a worldwide CPU team, you will analyse CPU architecture and microarchitecture implementations to devise optimal verification strategies. Join one of the world's foremost RISC-V companies as a Design Verification Engineer, contributing to the devel...
Sr Design Verification Engineer
Job Title: Senior Design Verification Engineer. As a senior member of an SOC development team, you would be responsible for driving the Design Verification of either blocks (units) or full-chip elements of innovative SOC designs. You will leverage your Functional Verification experience to develop V...
Cellular SOC Design Verification Engineer
As a Design Verification Engineer on our team, you'll be at the center of the verification effort within our silicon design group responsible for crafting and productizing innovative Cellular SoCs! This position requires someone comfortable will all areas of SoC design verification engineering. In-d...