Search jobs > Santa Clara, CA > Asic design engineer

ASIC Design and Integration Engineer

Apple, Inc.
Santa Clara, California, US
$175.8K-$312.2K a year
Full-time

Summary

Learn more about the general tasks related to this opportunity below, as well as required skills.

Posted : Feb 1, 2024

Role Number : 200537058

Imagine what you could do here. At Apple, new insights have a way of becoming extraordinary products, services, and customer experiences very quickly.

Bring passion and dedication to your job and there's no telling what you could accomplish. Sophisticated, hard-working people and inspiring, innovative technologies are the norm here.

The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.

Join us to help deliver the next excellent Apple product. Do you enjoy working on challenges that no one has solved yet?

As a member of our complex group, you will get the outstanding and rewarding opportunity to craft upcoming products that will delight and encourage millions of Apple's customers every single day.

Are you ready to join a team transforming hardware technology? We are searching for a dedicated engineer to join our exciting team of problem solvers.

Description

The ideal candidate will have experience in ASIC design with : - Architecture research and / or development of memory or highly interconnected system architectures.

  • RTL / micro-architecture. - Knowledge of high-performance memory subsystem, including dram controller, PHY architecture and design, DFI interface and dram interface calibration / training mechanisms and algorithms is a plus.
  • Systems experience in characterizing performance, doing comparison studies, and documenting and publishing results.

Key Qualifications

  • Drive new memory system architectures from DRAM up.
  • Explore architecture and feature trade-offs in system performance, area, and power consumption.
  • Develop memory hierarchies for high performance parallel computer architectures. (system-on-a-chip SOC).
  • Work with performance team to develop performance / power simulators, models and test suites.

Education & Experience

Bachelor's Degree + 10 Years of Experience

Additional Requirements

Pay & Benefits

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role.

The base pay range for this role is between $175,800 and $312,200, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs.

Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan.

You'll also receive benefits including : Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition.

Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Note : Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

More

Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.

Learn more about your EEO rights as an applicant.

J-18808-Ljbffr

14 days ago
Related jobs
Promoted
Apple
Santa Clara, California

The ideal candidate will have experience in ASIC design with: - Architecture research and/or development of memory or highly interconnected system architectures. Knowledge of high-performance memory subsystem, including dram controller, PHY architecture and design, DFI interface and dram interface c...

Promoted
Microchip Technology Inc
San Jose, California

Detailed module design and integration, performance analysis and detailed design specification creation - a large component of this position is to work with all design teams to ensure seamless integration of all components on the device. As a member of Microchip's engineering community, your primary...

Promoted
Apple
Cupertino, California

As an IP Design Engineer, you will have responsibilities spanning all aspects of multimedia IP design: - Will be responsible for imaging design, integration, and implementation for subsystems containing both internal and external Ips. Industry exposure to and knowledge of ASIC/FPGA design methodolog...

Promoted
OSI Engineering
Cupertino, California

You will test Cellular, Wireless, BT and/or SATCOM technologies in the field, perform log analysis and debug issues. You will communicate if there is a technical issue and have strong fundamental skills and judgement skills. Excellent verbal and written communication skills, detailed oriented, analy...

Promoted
Apple
Santa Clara, California

As we increase levels of parallelism, bandwidth and capacity, we are presented with design challenges exacerbated by clients with varying but simultaneous needs such as real-time, low latency, and high-bandwidth. Strong cache design background including good understanding of different memory organiz...

Promoted
Wipro
Sunnyvale, California

Job Title: ASIC/RTL/SOC Design Engineer. Experience in Synthesis / Understanding of timing concepts for ASIC is required. Hands on experience in Multi Clock designs, Asynchronous interface is a must. Logic design /micro-architecture / RTL coding is a must. ...

Mediabistro
Santa Clara, California

Your Team, Your ImpactAs our Head of CAD and design Methodology, you will be responsible for developing the ASIC Tool Flow and Methodologies. You will use your extensive design and CAD knowledge to define the organization's design methodology and workflow. Demonstrated design and methodology experti...

Katalyst HealthCares & Life Sciences
CA

Most Important Skills: Design Quality Engineer, Design Verification, Design Validation, DFMEA, Risk Management, Medical Device. Our client is looking to bring on a Design Quality Engineer. Looking for Risk Management Designing FMEAs (not the process of FMEAS) Design. Test Method Validation Design Ve...

ATR International
Milpitas, California

Skills Required – Micro-architecture at module/sub-system/chip-level; digital design of complex modules/sub-systems, with solid understanding of clock-domain crossings; integration of IPs/modules/sub-systems designed by internal/external teams; experience using AMBA bus protocols; System Verilog exp...

NVIDIA
Santa Clara, California
Remote

Solve timing and routing congestion issues with physical and ASIC design teams by influencing early design and physical implementation decisions. NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opport...