Search jobs > Milpitas, CA > Asic design engineer

Senior ASIC Design Engineer

Tarana Wireless Inc
Milpitas, California, US
$130K-$210K a year
Full-time

This position will challenge you! The Senior ASIC Engineer will work on complex ASIC designs for our point to multipoint wireless products.

Want to apply Read all the information about this position below, then hit the apply button.

  • Architecture and micro-architecture of digital subsystems
  • RTL design of digital circuits using Verilog
  • Frontend design development and integration of large ASIC designs including : Integration of Processors, Bus, Memory, and Interface IPs
  • Chip level integration and verification
  • RTL design and integration of large functional blocks in the modem - Development, assessment and refinement of RTL design to target power, performance, area and timing goals
  • Write design documents including detailed interface descriptions and design descriptions
  • Work with Verification Engineers to develop specifications and test plans. Ensure robust design and complete coverage
  • Work with Emulation teams to test the design on various emulation platforms
  • Work with Software and Systems teams on system verification and system integration
  • Writing test cases and test benches to verify functionality of designs

Required Skills & Experience :

  • BSEE required / MSEE preferred
  • 5-12 years of experience in SoC design
  • Experience with Synthesis, Lint, CDC and other standard ASIC development tools
  • Knowledge of C and Verilog
  • Working knowledge of scripting languages such as Python

Preferred Skills :

  • Design or integration of ARM, MIPS, Risc-V, ARC or other processors
  • Design or integration of DDR controllers
  • Knowledge or experience with Digital Signal Processing, or Channel Coding.
  • Knowledge of wireless protocols such as 802.11a / b / g / n / ac or hands-on experience with LTE / 4G / 5G
  • Knowledge or experience with Ethernet packet processing
  • Experience with embedded software development
  • Experience with emulation platforms
  • Experience with post silicon bringup

The salary range for this position is : $130,000 to $210,000

Compensation will be determined based on several factors including, but not limited to : skill set, years of experience and the employee’s geographic location.

Tarana provides competitive benefits to employees in this role including : Medical, dental and vision benefits, 401K match, flexible time off and stock option.

Since our founding in 2009, we’ve been on a mission to accelerate the pace of bringing fast and affordable internet access and all the benefits it provides to the 90% of the world’s households who can’t get it.

Through a decade of R&D and more than $400M of investment, we’ve created an entirely unique next-generation fixed wireless access technology, powering our first commercial platform, Gigabit 1 (G1).

It delivers a game-changing advance in broadband economics in both mainstream and underserved markets, using either licensed or unlicensed spectrum.

G1 started production in mid 2021 and has now been installed by over 160 service providers globally. We’re headquartered in Milpitas, California, with additional research and development in Pune, India.

G1 has been developed by an incredibly talented and pioneering core technical team. We are looking for more world-class problem solvers who can carry on our tradition of customer obsession and ground-breaking innovation.

We’re well funded, growing incredibly quickly, maintaining a superb results-focused culture while we’re at it, and all grooving on the positive difference we are making for people all over the planet.

If you want to help make a real difference in this world, apply now!

J-18808-Ljbffr

2 days ago
Related jobs
Promoted
VirtualVocations
Santa Clara, California

A company is looking for a Senior Staff Design Verification Engineer to join their team. ...

Promoted
Broadcom Inc.
San Jose, California

The ASIC Design Engineer will need to interact internally with the Design Architect and externally with customers on aspects including but not limited to physical synthesis, influencing RTL content and coding styles that will lend itself to seamless closure in the physical design backend flows. The ...

Promoted
Google Inc.
Sunnyvale, California

Plan the verification of digital design blocks by understanding the design specification and interacting with design engineers to identify important verification scenarios. Debug tests with design engineers to deliver functionally correct design blocks. Bachelor's degree in Electrical Engineering, C...

Promoted
Chelsea Search Group, Inc.
San Jose, California

Senior Physical Design Engineer. You will be responsible for doing all aspects of SOC Physical Design implementation. Synopsys Flow Development & SOC implementation methodologies that will be deployed and used by customer’s Physical Design Implementation team members. Experience in PD implementa...

Promoted
Google
Mountain View, California

As a Mechanical Engineer you design and evaluate our data center systems, identifying product requirements and contributing to research and project planning. Balance design considerations such as functionality, sustainability, reliability, human factors, manufacturability, aesthetics, and design for...

Promoted
Amazon
Cupertino, California

As a member of the Cloud-Scale Machine Learning Acceleration team, you’ll be responsible for the design and optimization of Software and Hardware in our data centers including technologies such as AWS Inferentia, which is a machine learning inference accelerator designed to deliver high performance ...

MediaTek
San Jose, California

MediaTek’s advanced Memory Design team in San Jose is looking for a senior memory design engineer to define and architect memory circuits for high performance compute ASICs targeting Cloud AI, Data Center Networking, Automotive and other Enterprise ASIC applications as well as edge AI Machine Learni...

II-VI Incorporated
Fremont, California

Work on the test/design of PAM4 optical transceivers for datacenter, AI/ML, HPC applications. Create various drawings, BOM and ECO as product design documents. Analytical problem-solving skills for product design and debug. Technical background in PAM4 optical transceiver designs a plus. ...

Chelsea Search Group
San Jose, California

ASIC Design Verification Engineer. Regression setup and debug RTL level and gate level simulations working with design team. Design Verification experience with multiple successful tape outs. SystemVerilog #UVM #DesignVerification #PCIe #CXL #SoCs. ...

Infinera
San Jose, California

Title: Staff ASIC Design Engineer. Solid ASIC design (micro-architecture/implementation) and debugging skills. Good knowledge of ASIC design flow/tools, with backend knowledge being a great asset. Control subsystem development in large mixed signal ASICs. ...