Search jobs > Austin, TX > Design verification
Hope you are doing Well.
Greetings from AVANCIERS!!
Role : Design Verification Engineer
Location : Sunnyvale and Austin, TX (Onsite)
Job Description :
- Design Verification Engineering Services
- Testbench development System Verilog Universal Methodology ( UVM ), Python, and C tests
- Integration / development of C tests / Application Programming Interface ( APIs ) and software build flow
- Integration of UVM testbenches
- Test development and debug, including without limitation tests for functionality, power, performance, error, and connectivity, both for RTL and Gate Level Netlist Design Under Test, tests for functional and code coverage improvements
- Continuous integration and / or regression testing setup and debug for simulation at both RTL and Gate Level Netlist
- Unified Power Format ( UPF ) power aware simulation / emulation
- XProp simulation / regression TestBench creation and maintenance
- Coverage collection and closure
- Documentation of tests, testbench, use-cases, exclusions, and status
Thanks & Regards
Shahnawaz Khan
Team Lead Avanciers
Phone : 510-571-3309
Email : [email protected]
Web : LinkedIN :
LinkedIN :
Senior Systems Design Engineer
We are currently hiring a Senior Systems Design Engineer to join the Effectors Systems Design & Architecture (SDA) organization located in Tucson, AZ. Join our organization and experience the Systems V engineering life cycle while interfacing with a variety of engineering disciplines, subject matter...
Senior Design Verification Engineer
Role: Design Verification Engineer. Design Verification Engineering Services. Test development and debug, including without limitation tests for functionality, power, performance, error, and connectivity, both for RTL and Gate Level Netlist Design Under Test, tests for functional and code coverage i...
Cpu Design Verification Engineer
As a CPU Verification Engineer owning the verification of a certain area of functionality in a CPU design, you will have the responsibilities as follows:. Work closely with architecture and RTL designers on verifying the functionality correctness of the design Develop and lead test plan and test en...
Sr. Principal Design verification engineer
Minimum 10 years of experience in Processor based full chip verification / IP Verification. Skilled in many aspects of digital verification such as constrained random verification process, functional coverage, code coverage, assertion methodology / formal / Power Aware Simulations / GLS. Bachelor’s ...
Lead Design Verification Engineer - CPU
So, if you are a Lead Design Verification Engineer with CPU Verification experience, please apply today! or send an updated copy of your resume to. Lead Design Verification Engineer - CPU. Design Verification, UVM, Verilog, System Verilog, CPU, RISC-V. The Verification Lead Will Specify And Develop ...
Design Verification Engineer
As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Develop Scalable SystemVerilog/UVM testbenches for unit level and/or Cluster level verification. Closely work with Architects and RTL designers. Define,...
Sr. Design Verification Engineer
Experienced in latest DV methodologies: Formal Verification, System Verilog and UVM, Assembly/C-based Verification, Mixed-signal IP Verification, AMS …. BS or MS degree in Computer Engineering or Electrical/Electronic Engineering. Years of experience in Design Verification (DV) of Complex IP, CPU Sy...
Design Verification Engineer
AMD together we advance_ THE ROLE: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. This senior role will stretch you as you lead DV teams in new directions, network with our world-class design/DV teams. KEY RESPONSIBILITIES: Define verificat...
Senior Principal Engineer, Cache Coherency Subsystem Verification
We are an inclusive and equal opportunity employer and welcome applicants from all backgrounds.All applicants will receive consideration for employment without regard to age, race, color, religion, sex, national origin, disability status, protected veteran status, or any other characteristic protect...
Senior Project/Program Design Engineer
Key Program Management role within Renesas Central Operations Engineering Department (OED) to strongly interface between OED Engineering teams including (Process Technology, PDK Development, Quality) and Product Groups and Sales/Marketing for smooth NPI to Ramp execution and in conjunction driving E...