Scroll down to find an indepth overview of this job, and what is expected of candidates Make an application by clicking on the Apply button.
ASIC Firmware Design Engineer, Staff
48925BR
USA - USA
Job Description and Requirements
Our Silicon Design & Verification business is all about building high-performance silicon chips-faster. We're the world's leading provider of solutions for designing and verifying advanced silicon chips.
We design the next-generation processes and models needed to manufacture those chips. We enable our customers to optimize chips for power, cost, and performance-eliminating months off their project schedules.
At Synopsys, we're at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence.
The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we're powering it all with the world's most advanced technologies for chip design and software security.
If you share our passion for innovation, we want to meet you.
ASIC Firmware Design Engineer, Staff
Our DDR PHY IP team is hiring a Digital ASIC Firmware Design engineer specializing in software, firmware, and build flow for its configuration software called PHYINIT.
In this role you will be responsible for developing software / firmware to configure / run our DDR PHY.
Responsibilities :
- Developing configuration software for DDRPHY
- Developing runtime firmware for DDRPHY
- Working closely with design and verification team to enable new features for DDRPHY
- Analyzing and debugging for bring-up of DDRPHY
Qualifications :
- BSEE in EE with 5+ years of relevant experience
- Experience in ASIC flow (design, verification, configuration)
- C programming
- Solid background in data structures
- Scripting (e.g., Python or Perl)
- Debugging skills
- Demonstrates good communication and problem-solving skills
- Understanding of high-speed interface protocols is a plus
The base salary range across the U.S. for this role is between $106,000-$158,000. In addition, this role may be eligible for an annual bonus, equity, and other discretionary bonuses.
Synopsys offers comprehensive health, wellness, and financial benefits as part of a of a competitive total rewards package.
The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education.
Your recruiter can share more specific details on the total rewards package upon request.
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Job Category
Engineering
Country
United States
Job Subcategory
ASIC Digital Design
Hire Type
Employee
Base Salary Range
$106,000-$158,000
J-18808-Ljbffr
Senior Staff Engineer, ASIC Design
We are seeking a highly skilled ASIC Design Engineer with expertise in backend design and experience in CPU/GPU/DSP RTL design to join our dynamic engineering team. The ideal candidate will have experience in the complete ASIC design flow, from RTL coding to backend physical design and tape out, wit...
ASIC RTL Design Engineer
Bachelor's Degree in Electrical Engineering, Computer Engineering, or Computer Science and 8+ years of meaningful experience in SOC architecture and design experience, or Master’s Degree in the same fields and 6+ years of meaningful experience in SOC architecture and design experience. The engineer ...
Staff Design Engineer - Milpitas, CA
Diodes Incorporated is seeking a Staff Design Engineer to perform independent integrated circuit level block design as well as simulation and verification using CMOS technology with little or no supervision. Carry out assigned design independently and mentor/monitor the execution of the design team,...
Staff Engineer, System Design Verification Engineering
Business Function: Systems Design Verification Engineering. At Western Digital, our vision is to power global innovation and push the boundaries of technology to make what you thought was once impossible, possible. At our core, Western Digital is a company of problem solvers. From energizing the mos...
Staff Engineer, ASIC Design Verification
Work closely with architects and design engineers to define verification requirements, and to close functional and code coverage targets. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. ...
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING). We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). Closely co...
Senior/Staff Mechanical Design Engineer San Jose, CA
Do you have a Bachelor's degree in Mechanical Engineering or a relevant field? * Select. ...
ASIC Design and Integration Engineer - Pixel IP
As an ASIC Design Engineer in the Pixel IP design team, you will work closely with many multi-functional teams (chip integration, physical design, power, logic design, and verification) to build commitment and low power pixel processing engines. Experience in IP/SoC front-end ASIC RTL digital logic ...
Senior ASIC Design Verification Engineer
What you’ll be doing: Work with some of the best DSP, system, and software engineers to define verification strategies and execute plans at system or full chip level Build and continuously improve verification infrastructure and methodologies to meet the demands of next generation SoCs Work wi...
Principal System Design Engineer - Debugging / Failure Analysis
Business Function: Systems Design Engineering. Define ASIC requirements for upcoming NAND chips and design system algorithms. At Western Digital, our vision is to power global innovation and push the boundaries of technology to make what you thought was once impossible, possible. At our core, Wester...