Title ASIC & FPGA Design EngineerOnsite Location : Orlando, FL (No relocation package)Required : Active Secret ClearanceW2 hourly contract only / NO C2CHourly Rate Range $75.
00 - $87.50 DOE. With limited benefits Seeking an ASIC & FPGA Design Engineer with Secret Clearance job in Orlando, FL to develop SystemVerilog source code and simulation for safety electronic device % domestic (% during development and up to 100% requirement for hardware integration) Required Skills & Experience-Active Secret Security Clearance -Bachelor of Science and 8+ years of experience or a Masters with 6+ years of experience.
- Verilog / SystemVerilog design and self-checking test bench experience-Electrical engineering design experience on weapon development program(s)-Excellent communication and presentation skills-Capable of working under consultative direction towards predetermined long-range goals and objectivesDesired Skills : -Relevant senior electrical engineering experience on weapon development-UVM Testbench Experience-Relevant electrical engineering experience with safety critical design practices.
- Experience with electrical design using Agile methods / processesResponsibilities : -The design is a safety application FPGA design.
- Primary responsibility will be to develop SystemVerilog source code and simulation for safety electronic device application.
- Operate independently and working with a larger electrical team to for the electronic solution in an Agile environment.-Responsible for coordinating with system safety engineering and safety board meetings to get design occurrence with the government safety board.
- Multiple related programs within the corporation will be leveraged to provide key technologies and tools.-This individual will be required to communicate technical status and issues internally to program and functional leadership as well as externally to customers and suppliers.
Interested applicants should email their resume directly to Mbaldwin@*Rates listed are not a guarantee of salary / rate. Rate offered at time of hire will depend on many factors including education, experience, interview results and skill level GeoLogics is an Equal Opportunity / Affirmative Action Employer that is committed to hiring a diverse and talented workforce.
EOE / Disability / VeteranMeredith BaldwinRecruiter(703) 891-6115Mbaldwin@#CJ
ASIC & FPGA Design Engineering - (Secret Clearance)
The design engineer is also responsible for coordinating with system safety engineering and safety board meetings to get design occurrence with the government safety board. FPGA design and verification engineer for a missile program. The design is a safety application FPGA design. Electrical enginee...
ASIC & FPGA Design Engineering 15562
Job Title: ASIC & FPGA Design Engineering. Electrical engineering design experience on weapon development program(s). Relevant electrical engineering experience with safety critical design practices. Verilog/SystemVerilog design and selfchecking test bench experience. ...
ASIC & FPGA Design Engineer
Electrical engineering design experience on weapon development program(s). Relevant electrical engineering experience with safety critical design practices. Verilog/SystemVerilog design and self-checking test bench experience. Relevant senior electrical engineering experience on weapon development. ...
ASIC & FPGA Design Engineering 15562
Job Title: ASIC & FPGA Design Engineering. Electrical engineering design experience on weapon development program(s). Relevant electrical engineering experience with safety critical design practices. Verilog/SystemVerilog design and selfchecking test bench experience. ...
ASIC & FPGA Design Engineering - (Secret Clearance)
The design engineer is also responsible for coordinating with system safety engineering and safety board meetings to get design occurrence with the government safety board. FPGA design and verification engineer for a missile program. The design is a safety application FPGA design. Electrical enginee...
ASIC & FPGA Design Engineering - (Secret Clearance)
The design engineer is also responsible for coordinating with system safety engineering and safety board meetings to get design occurrence with the government safety board. FPGA design and verification engineer for a missile program. The design is a safety application FPGA design. Electrical enginee...
ASIC & FPGA Design Engineering
Matlab / Simulink FPGA design (HDLCoder / SystemGenerator) or High Level Synthesis (HLS) design experience is a plus. Matlab / Simulink FPGA design (HDLCoder / SystemGenerator) or High Level Synthesis (HLS) design experience is a plus. Develops, designs, verifies, and documents Field Programmable Ga...
ASIC & FPGA Design Engineering
FPGA Design Engineering - Active Secret Clearance Required Orlando, Florida, United States | Posted: 6/17/2024. We are seeking for Programmable Logic design engineer to interface with the electronics team, help establish FPGA requirement and architecture, implement, simulate/verify, and test the Pro...
ASIC & FPGA Design Engineering L4 (15562-1)
ASIC & FPGA Design Engineering L4, Orlando, FL (Secret Clearance) . The design engineer is also responsible for coordinating with system safety engineering and safety board meetings to get design occurrence with the government safety board. PSCI is seeking a FPGA design and verification eng...
ASIC & FPGA Design Engineering 15562
Job Title: ASIC & FPGA Design Engineering. Electrical engineering design experience on weapon development program(s). Relevant electrical engineering experience with safety critical design practices. Verilog/SystemVerilog design and selfchecking test bench experience. ...