Search jobs > Sunnyvale, CA > Sr design engineer

Sr. PHY RTL Design Engineer

Apple
Sunnyvale
Full-time

Summary :

Come join Apple’s growing wireless silicon development team. Our wireless SOC organization is responsible for all aspects of wireless silicon development.

With a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF / Analog architecture, and design, Systems / PHY / MAC architecture and design, VLSI / RTL design and integration, Emulation, Design Verification, Test and Validation, and FW / SW engineering.

If you enjoy a fast-paced and challenging environment and collaborating with people across different functional areas as well as thriving during crisis times, we encourage you to apply.

We are looking for Physical Layer design engineers to design and implement advanced signal processing algorithms for Wireless LAN communication systems.

Primary job responsibility is the architecture, design and verification of 802.11ac physical layer algorithms. In this role you will interact with protocol, software and systems teams to develop state-of-the-art wireless silicon for applications in Apple products.

Key Qualifications :

Ideally at least 7 years of industry experience in wireless PHY design engineeringStrong fixed-point knowledge and extensive experience with bit-true cycle-accurate verificationsUnderstanding of Decoders - Viterbi, LDPC, PolarUnderstanding of Filter design, multi-radix implementation and compromisesKnowledgeable in modern design techniques and energy-efficient / low power logic design, and power analysisFamiliarity with power estimation (vector-less and vector-based), modeling, profiling, and post silicon power correlationSolid understanding of wireless standards, such as IEEE 802.

11, 802.15, Bluetooth or 3GPP is a plusBackground in computer architectureBus fabric, especially APB / AHB / AXIPower management with multiple power domainsPower management with multiple power domainsProven track record of bringing logic designs into high volume production Ability to work well in a team and be productive under ambitious schedulesShould exhibit excellent communication skills and be self-motivated and well organizedExperience with FPGA and / or emulation platform desiredExcellent communications skills both written, and oralBS and 10+ years of relevant industry experience

Description :

Develop signal processing intensive design for wireless communication SoCs, including : - Writing specifications, other documents and defining Microarchitecture based on MATLAB / C system model- Architecting area and power efficient low latency designs with scalabilities and flexibilities - Work with algorithm and software team to ensure performance and power efficiency - Power and Area efficient RTL logic design, and DV support- Running tools to ensure lint-free and CDC / RDC clean design- Synthesis and timing constraints- Experience in design of signal processing Wireless protocols including 802.11 a / b / g / n / ac

Additional Requirements :

Apple is an equal opportunity employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities.

Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.

30+ days ago
Related jobs
Promoted
US Tech Solutions
San Jose, California

Write micro-architecture documentation and own major portions of the design and implementation of blocks to meet functional, timing, area, and power requirements. ...

1000 KLA Corporation
Milpitas, California

Collaborate with other engineering groups such as systems engineers and manufacturing engineers to ensure seamless integration. Perform mechanical design of parts and assemblies using Creo/Solidworks and generate drawings with GD&T for high precision wafer positioning motion stages, wafer chucks, an...

Encore Semi, Inc.
San Jose, California

Senior ASIC Design Engineer ( Onsite) . Experience working with the physical design team to achieve timing closure . You would write microarchitecture documents and track the implementation as well as work with the Design Verification team to define test and verification plans. ASIC Design experienc...

Trilyon, Inc.
San Jose, California

Senior RTL Design Engineer for its direct client. Role: ASIC/RTL Design Engineer - Senior. Work with verification and physical design teams to achieve high quality design and successful tape out. Top 3 skills: Good understanding of SystemVerilog, analyzing existing designs and making modifications, ...

Cadence Design Systems, Inc.
San Jose, California

The CSG Central Applications Engineering team seeks an experienced SoC design engineer to integrate and support Cadence IP products in system reference designs. This Systems CAE will use advanced system design tools to integrate and validate reference designs using compute, memory, and interface IP ...

SpaceX
Sunnyvale, California

DDR IP DESIGN ENGINEER (SILICON ENGINEERING). We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). Responsible for RTL d...

Amazon Data Services, Inc.
Cupertino, California

Experience in collaborating with the ECAD/physical board designer and able to review PCB designs with Allegro, CAM350, or equivalent. You will interact with an interdisciplinary team of engineers to design, develop, validate, and launch at large scale. Master’s degree in Electrical Engineering, Comp...

Skyworks
San Jose, California

Responsible for designing multi-chip modules by collaborating with other RFIC design engineers to achieve the best overall performance. As a Multi-Chip Module Design Engineer, you will be responsible for developing next-generation, highly integrated RF Front-End Modules for mobile applications. Work...

Cadence Design Systems, Inc.
San Jose, California

Execute and deliver on timing analysis, ECO flows, Extraction, Power, EMIR and/or physical design and ensure integrity of delivered solutions. Work on various aspects of physical design including timing analysis, place and route, extraction, spice etc. Bachelors in Engineering or 10 years experience...

Sintegra Inc.
San Jose, California

Needed domains are NVMe and PCIe and desired experience having been involved in SSD controller design. Reviewing the RTL code and and registers to understand the behavior of both the code and registers. ...