DFT Engineer Milpitas, CA
Description
Socionext Inc. (SNI) is an innovative enterprise that designs, develops, and delivers System-on-Chip products to customers worldwide.
The company is focused on AR / VR, imaging, networking, storage, and other dynamic technologies that drive todays leading-edge applications.
Socionext combines world-class expertise, experience, and an extensive IP portfolio to provide exceptional solutions and ensure a better quality of experience for customers.
Founded in 2015, Socionext Inc. is headquartered in Yokohama, and has offices in Japan, Asia, United States and Europe to lead its product development and sales activities.
Socionext America Inc. (SNA), a wholly owned subsidiary of SNI.
August 2022 : Socionext America is seeking a DFT Engineer for the R&D team based out of our Milpitas, CA Office. This position is a hands-on technical position , working closely with the customer, design, and implementation teams.
Primary Responsibilities :
- Support and work closely with automotive customers (with special emphasis on in-system test using LBIST & MBIST) and non-automotive customers in defining DFT requirements and specifications for the ASIC
- Design and Verification of DFT logic and components
- Generation of structural test vectors, analysis, and coverage improvement
- Generation of timing constraints for the various DFT modes
- Work with implementation teams on DFT STA, logical, physical, and power issues
- Support ATE team with test vector porting, diagnosis, and physical failure analysis
Necessary Qualifications :
- BS / MS in Electrical Engineering, Computer Science, or related field
- Prefer minimum of 10 years hands-on work experience in ASIC DFT design. Experience in an SoC product development organization or in an ASIC vendor company along with customer facing experience preferable
- Hands-on experience with DFT circuit insertion and validation for scan, at-speed, MBIST and Boundary scan
- Experience with Industry standard DFT / ATPG EDA tools like Tessent / TestMax / Modus. Experience with simulators and waveform debug tools.
- Strong knowledge of DFT methodologies, industrial standards, and practices
- Strong working knowledge of Chip design, Verilog / System Verilog, and design verification
- Experience with STA tools like Primetime, SDF generation and Gate-level simulations
- Understanding and expert handling of Verilog HDL based Netlists, design libraries and Scripting (Perl / Tcl)