Physical Design Engineer

Acceler8 Talent
CA, United States
Full-time

Acceler8 Talent has recently partnered with a company that is redefining AI hardware, focusing on maximizing performance for large language models (LLMs) like GPT.

With a commitment to cost efficiency and optimizing performance-per-dollar, their technology offers competitive latency and low-level hardware control.

Their scalable hardware enables faster model development and accessibility for researchers and startups.

Founded by two previous leaders of a FAANG company, they are leading the charge as the compute platform for AGI, crafting comprehensive solutions from silicon to systems.

They are actively looking for a Physical Design Engineer

Responsibilities :

  • Drive their silicon and physical design methodology, ensuring scalability across various design levels.
  • Take ownership of entire subsystems or subsets and / or chip-level physical design tasks, including floor-planning, placement, routing, timing closure, and verification.
  • Lead reviews and progress reporting, focusing on key metrics to achieve silicon milestones like design freeze and tapeout.
  • Collaborate closely with design, DFT, and other physical design stakeholders to deliver top-tier performance, power, and area results.
  • Coordinate with design services partners and third-party vendors for block-level and chip-level

Requirements :

  • Proven experience in guiding physical design from RTL to silicon for subsystems and / or top-level functions in ASICs and SOCs.
  • Demonstrated expertise in floorplanning, place and route, clock tree insertion, timing analysis, physical verification, and electrical sign-off.
  • Project experience collaborating with design, verification, and DFT teams to optimize designs for performance, power, and area.
  • Experience working with third-party design services partners to take designs from initial floor plan to sign-off and tapeout is desirable.

If interested in joining them please apply here or reach out to Jwhitcomb@acceler8talent.com

28 days ago
Related jobs
Promoted
SpaceX
Irvine, California

SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING). We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). Closely co...

Promoted
LanceSoft, Inc.
San Diego, California

Min 5 years of experience as Physical Design/Implementation Engineer. Bachelor’s degree in Computer Science, Electrical/Electronics Engineering, Engineering or related field and 6+ years of Hardware Engineering or related work experience. Master’s degree in Computer Science, Electrical/Electronics E...

Promoted
Ursus, Inc.
San Jose, California

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field. Strong understanding of digital design concepts, including synthesis, timing analysis, and formal verification. Knowledge of ASIC design flow, including front-end and back-end processes. Understanding of...

Annapurna Labs (U.S.) Inc.
Cupertino, California

We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right trade-offs. Work with RTL/logic designers to drive architectural feasibility studies, explore power-performance-area tradeoffs for phy...

Apple
Cupertino, California

The ideal candidate will have deep design experience in high PHY and/or SOC designs- Deep Knowledge about industry standards and practices in Physical Design, including Physically aware synthesis, Floor-planning, and Place & Route- Experience in developing and implementing Power-grid and Clock speci...

ACL Digital
San Jose, California

Bachelor’s Degree in Electronics Engineering, Electrical Engineering or a closely related field. ...

NVIDIA
Santa Clara, California

Minimum 5 years experience in Physical Design Engineering. Strong background with hierarchical design approach, top-down design, budgeting, timing and physical convergence. Developing physical design methodologies for implementation of graphics processors and SOCs. Key responsibility includes develo...

Cadence Design Systems, Inc.
San Jose, California

Principal Application Engineer responsible for providing pre-sales and post-sales technical support for the Digital Implementation and Signoff tools. Bachelor’s degree with at least 3-6 years of design/EDA experience or Master’s degree with at least 4 years of experience. Strong knowledge of Digital...

Apple
San Diego, California

Join us to help deliver the next groundbreaking Apple product!As a Physical Electrical Analysis Engineer on our SoC team, you will be driving the electrical analysis and verification of an SoC. As a senior member of our SoC physical design team, you will be performing various electrical analyses at ...

PRI Global
Sunnyvale, California

Design, develop, support and maintain operating system and associated software products acquired or developed to service our customers. ...