Search jobs > San Jose, CA > Asic design engineer

ASIC Design Engineer.

Cisco
San Jose, California, US
$144.8K-$214.1K a year
Full-time

Join the Cisco Silicon One team in developing a unified silicon architecture for web scale and service provider networks.

Cisco’s silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography silicon organization and a large campus (with onsite gym, healthcare, and café, social interest groups, and philanthropy), with the startup culture and breadth of growth opportunities that working in a smaller ASIC team can provide.

What You'll Do

  • You will author design specifications and participate in micro-architecture specification reviews.
  • Implement Verilog RTL to meet timing, performance, and power requirements
  • Contribute to full chip integration and timing methodology / analysis
  • Develop and analyze functional coverage.
  • Collaborate with the verification team to address design bugs and close code coverage.
  • Work closely with physical design team to close design timing and place-and-route issues.
  • Triage, debug, and root cause simulation, software bring-up, and customer failures.
  • Perform diagnostic and post silicon validation tests in the lab.

Who You'll Work With

You will work with exceptional talent with vast ASIC design and development expertise.

With Cisco being a systems company, you will also have an opportunity to work with other ASIC teams in the journey of taking it from concept to first customer shipments.

Who you Are

Minimum Qualifications :

  • Bachelor’s or Master’s degree in Electrical or Computer engineering.
  • 8+ years of ASIC Design experience.
  • Excellent Verilog / System Verilog programming skills.
  • Possesses interactive and waveform debug skills.
  • Good written and verbal communication skills.
  • Collaborative and team-focused with the commitment to learn and grow.

Preferred Qualifications :

  • Scripting experience (Python, Perl, TCL, shell programming)
  • Experience with Synopsys Design Constraints (SDC)
  • At Cisco we connect everything : people, processes, data, and things. We innovate everywhere, taking ambitious risks to shape the technologies that give us smart cities, connected cars, and handheld hospitals;

and we do it in style with unique personalities who aren't afraid to change the way the world works, lives, plays and learns.

We are leaders with vision, tech geeks, pop culture aficionados, and we even have a few purple haired rock stars. We celebrate the creativity and diversity that fuels our innovation.

We are dreamers and we are doers.

30+ days ago
Related jobs
Promoted
US Tech Solutions
San Jose, California

Work with verification and physical design teams to achieve high quality design and successful tape out. Must have proven track record of ASIC design on several production tape-outs. Write micro-architecture documentation and own major portions of the design and implementation of blocks to meet func...

Promoted
Cisco Systems, Inc.
San Jose, California

Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry. You will be in the Silicon One development organization as an ASIC Implementation Technical Lead in San Jose, CA with a primary...

Promoted
MatX
Mountain View, California

ASIC/SOC Silicon Physical Design Engineer. MatX is seeking silicon physical design engineers to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. Silicon Physical Design Engineers will be responsible for developing performant and functionally correct silico...

Promoted
CyberCoders
San Jose, California

ASIC Design Verification Engineer - UVM, PCIe, CXL. ASIC Design Verification Engineer - UVM, PCIe, CXL. ASIC Design Verification Engineer. ASIC Design Verification Engineer with UVM and PCIe and/or CXL experience, please apply today! or send an updated copy of your resume to. ...

Promoted
Apple Inc.
Cupertino, California

As an ASIC Design Engineer, your responsibilities span various aspects of SOC design:- Write microarchitecture and/or design specifications- Design, implement, and debug complex logic designs- Integrate complex IPs into the SOC- Support all front end integration activities like Lint, CDC, Synthesis,...

Promoted
US Tech Solutions
San Jose, California

Work with verification and physical design teams to achieve high quality design and successful tape out. Must have proven track record of ASIC design on several production tape-outs. Write micro-architecture documentation and own major portions of the design and implementation of blocks to meet func...

Apple
Santa Clara, California

Extensive experience in front-end ASIC RTL digital logic design using Verilog or System VerilogTight-knit collaboration skills with excellent written and verbal communication skills. With every generation the max bandwidth, the lowest latency, the lowest area, and lowest power requirements are more ...

Amazon.com Services LLC
Sunnyvale, California

ASIC Design Engineer, you work with a team creating hardware accelerator IP to be deployed in a range of Amazon devices. ASIC design experience including owning end to end design of major SOC blocks. Help define and own ASIC design methodologies. Experience working closely with physical design teams...

Annapurna Labs (U.S.) Inc.
Cupertino, California

We’re looking for an ASIC Design Eengineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right trade-offs. As a key member of the ASIC design team, you will implement and deliver high performance, area and power efficient RTL to achieve ...

NVIDIA
Santa Clara, California

We are now looking for a motivated ASIC Physical Design and Timing Engineer to join our dynamic and growing team. Drive physical design and timing of high-frequency and low-power CPU, GPU, DPU and SoCs at block level, cluster level, and/or full chip level. BS (or equivalent experience) in Electrical...