Summary :
Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly.
Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here.
The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it! Join us to help deliver the next groundbreaking Apple product.
In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SoC using state of the art process technology.
Key Qualifications :
Minimum BS and 10+ years of relevant industry experience.Familiar with all aspects of timing of large high-performance SoC designs in sub-micron technologies.
Expert in STA and methodologies for timing closure, and have a deep understanding of noise, crosstalk, and OCV effects among others.
Familiar with circuit modeling including SPICE models and worst-case corner selection.Strong programming skills with Perl and TCL.
Experience with large design STA and Timing Closure.Expert in ECO techniques and implementation.Good communicator who can accurately describe issues, propose solutions, and drive them through completion.
Description :
- Work with design teams to understand and debug constraints, facilitate logic changes to improve timing.
- Work with Physical Design team highlighting issues and best practices.
- Help create timing ECOs for project tapeout.
- Create and maintain scripts and methodologies for analysis and runs.
- Create documentation and help with guidelines / specs.
- Deep analysis of timing paths to identify key issues.
- Implement timing infrastructure
Additional Requirements :
SoC Physical Design Engineer, STA/Timing
SoC Physical Design Engineer, STA/Timing. In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SoC using state of the art process technology. Expert in STA and methodologies for timing closure, an...
SoC Physical Design Engineer, PnR
Work with the logic design team to understand partition architecture and drive physical aspects early in the design cycle. Join us to help deliver the next groundbreaking Apple product!In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from...
SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR. In this highly visible role, you will work closely with cross-functional teams to come up with efficient chip and IP physical architecture taking into account physical design constraints early in the design cycle. You will be responsible for all aspects of physical...
SoC/ASIC Design Engineer
RISC is seeking highly-motivated Design Engineers to develop highly secure, open-source silicon. Design, implement, and document ASICs focusing on system security and operational stability, from architectural definition through silicon validation. Collaborate with design verification and software te...
SoC/ASIC Design Engineer
As a zeroRISC SoC/ASIC Design Engineer, you will be responsible for designing and delivering security-centric chips. Experience designing standard components such as ALUs and caches and standard interfaces such as USB and I2C. Collaborate with architecture, verification, physical design, test, softw...
Senior Physical Design Engineer
NVIDIA is looking for best-in-class Senior Physical Design Engineers to join our outstanding Networking Silicon engineering team, developing the industry's best high speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in crafting our groundbreaking...
Physical Design Engineer (Co-Op) United States.
Understanding of Static Timing Analysis, timing closure and design constraints. The Physical Design Engineer Co-op will perform one or more of the following tasks while working on Cisco's elite optical communication products. Work with Front-End teams to understand the design architecture to ensure ...
Senior SOC Design Engineer
The NVIDIA System-On-Chip (SOC) group is looking for a top ASIC Engineer with a curiosity about SOC design automation, RTL integration, chip build and assembly, and padring design and verification. Are you looking for a SOC Design Engineer opportunity? If yes, come and join us. In this position, you...
SoC Design Engineer
Involved with the scope and analysis of new designs Actively work to continuously improve SOC development process We are looking for someone who is technically hands on and a great leader PREFERRED EXPERIENCE: ASIC development experience including familiarity with the entire ASIC development process...
SoC Design Integration Engineer
As a member of the SCBU team, you will be working closely with architecture, IP design, SoC implementation team, Design Verification team and physical design team to achieve first pass silicon success. Interface with the architecture team, power team, IP design team, SoC integration team, Design Ver...