Search jobs > Santa Clara, CA > Senior technical lead

Senior Principal Technical Lead - RTL Architecture and Design

Advanced Micro Devices, Inc
Santa Clara, California, United States
Full-time

WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world.

Our mission is to build great products that accelerate next-generation computing experiences the building blocks for the data center, artificial intelligence, PCs, gaming and embedded.

Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges.

We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. AMD together we advance THE ROLE : The candidate will be part of AMD memory interfaces design group, responsible for defining, specifying, architecting, executing and productizing leading-edge memory PHYs for future SOCs.

KEY RESPONSIBILITIES : Technical leadership and technical direction setting for whole memory PHY RTL team. Working with customers and consumers to understand feature requirements and translate them into implementable specs Definition of RTL architecture, microarchitecture, and design implementation of memory PHYs Documentation of RTL architecture and micro-architecture RTL coding, code reviews and debug Setting and enforcing quality standard for RTL development Engagement in Post-Silicon activities such as Bring-Up, Platform Validation, Characterization, Parameters Optimization and final Productization Support the definition of development flows that improve efficiency and quality of execution.

Work closely with Physical Design, Firmware and Design Verification to ensure successful end-to-end RTL implementation. REQUIREMENTS : A proven record of successful tape-outs and IPs productization, preferrably in high-speed IPs (Memory or Serdes) Ability to translate a product feature description into an implementable architecture / design that may include RTL and or Firmware, including clear documentation enabling the implementation and verification of the design.

Skill and experience in guiding teams at a technical level and working with external groups to understand requirements and devise / negotiate workable solutions to inter-IP challenges.

Thorough understanding of multiple clock / reset / power domain design challenges and safe / robust design practices. Understanding of and experience in refactoring / restructuring designs to solve timing / area challenges.

Includes algorithmic and structural design changes. Experience and understanding of optimizing hardware vs firmware implementation for overall product performance / efficiency.

Excellent knowledge of industry-standard tools and best-in-class practices for high-quality RTL design (front-end and back-end) and Design Verification ACADEMIC CREDENTIALS : MSEE + or PhD #LI-ML4 #LI-HYBRID At AMD, your base pay is one part of your total rewards package.

Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position.

You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMD’s Employee Stock Purchase Plan.

You’ll also be eligible for competitive benefits described in more detail here. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services.

AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and / or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.

We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

THE ROLE : The candidate will be part of AMD memory interfaces design group, responsible for defining, specifying, architecting, executing and productizing leading-edge memory PHYs for future SOCs.

KEY RESPONSIBILITIES : Technical leadership and technical direction setting for whole memory PHY RTL team. Working with customers and consumers to understand feature requirements and translate them into implementable specs Definition of RTL architecture, microarchitecture, and design implementation of memory PHYs Documentation of RTL architecture and micro-architecture RTL coding, code reviews and debug Setting and enforcing quality standard for RTL development Engagement in Post-Silicon activities such as Bring-Up, Platform Validation, Characterization, Parameters Optimization and final Productization Support the definition of development flows that improve efficiency and quality of execution.

Work closely with Physical Design, Firmware and Design Verification to ensure successful end-to-end RTL implementation. REQUIREMENTS : A proven record of successful tape-outs and IPs productization, preferrably in high-speed IPs (Memory or Serdes) Ability to translate a product feature description into an implementable architecture / design that may include RTL and or Firmware, including clear documentation enabling the implementation and verification of the design.

Skill and experience in guiding teams at a technical level and working with external groups to understand requirements and devise / negotiate workable solutions to inter-IP challenges.

Thorough understanding of multiple clock / reset / power domain design challenges and safe / robust design practices. Understanding of and experience in refactoring / restructuring designs to solve timing / area challenges.

Includes algorithmic and structural design changes. Experience and understanding of optimizing hardware vs firmware implementation for overall product performance / efficiency.

Excellent knowledge of industry-standard tools and best-in-class practices for high-quality RTL design (front-end and back-end) and Design Verification ACADEMIC CREDENTIALS : MSEE + or PhD #LI-ML4 #LI-HYBRIDAt AMD, your base pay is one part of your total rewards package.

Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position.

You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMD’s Employee Stock Purchase Plan.

You’ll also be eligible for competitive benefits described in more detail here. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services.

AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and / or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.

We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

13 days ago
Related jobs
Promoted
Piper Maddox
CA, United States

They're looking for a Project Engineering leader to support their team and rapidly growing book of business in the initial planning and design of new RNG facilities across the West Coast. In this role, you'd get the chance to define their project development vision for new facilities, technically le...

Promoted
San Jose State University
San Jose, California

The Facilities Development and Operations Department is seeking a Senior Director of Design and Construction to join the Team! In this position, you will lead, direct, and manage a team of construction managers responsible for the design and construction phases of campus projects with a special focu...

Promoted
TikTok
Mountain View, California

As the Security & Privacy Architecture Lead, your primary role will be to direct and coordinate the alignment of USDS security and privacy architecture with company's strategic goals and risk management objectives; this includes defining, implementing, and maintaining the overall security and pr...

Promoted
HCLTech
San Jose, California

Strong experience in sheet metal design (and / or plastic design), Electro-mechanical product design and good understanding of manufacturing processes. Experience designing and producing Manufacturing documentation with GD&T and bi-lateral 1D, 2D & 3D tolerance methods for electronic enclosures usin...

ByteDance
San Jose, California

Of the required experience, must have 2 years of experience in each of the following:- C++ programming;- iOS or Android development;- Multi-threading, data structures, and design pattern;- Performance monitoring, profiling, and optimization for mobile apps, including optimization of CPU/GPU/memory u...

Intuit
Mountain View, California

Demonstrated ability to build strong partnerships across teams in delivering the best outcome of programs; a “people person” that can navigate across levels and teams with ease, and handle conflict, manage tradeoff and prioritization conversations, and drive focus and execution. Strong Program Manag...

Apple
Sunnyvale, California

The candidate for this role has a combination of business acumen and technical knowledge, used to deliver impactful solutions in support of rapid decision-making and process efficiencies, with focus on supporting the growth of Apple’s products and key Operations and sustainability initiatives. Devel...

Cadence Design Systems, Inc.
San Jose, California

Provide technical support to Cadence customers in the areas of Backend Digital Design Implementation and Signoff including Place and Route, Design Closure, and timing/power signoff. With your expertise, you'll help them deploy Cadence’s market-leading technologies in Synthesis, P&R, and Signoff to m...

NVIDIA
Santa Clara, California

Good understanding of hardware architecture and skills in RTL/logic design for timing closure, specifically experience in critical timing path planning and crafting. Drive physical design and timing of high-frequency and low-power CPU, GPU, DPU and SoCs at block level, cluster level, and/or full chi...

Global Technical Talent
Santa Clara, California

As a member of the design group, the Principal Analog Mixed-Signal Design Engineer will be responsible for the design and validation of FET and BiCMOS circuits for high-speed broadband ICs that serve these applications. Our client's Broadband Analog group designs physical layer ICs for high-speed fi...