Search jobs > Sunnyvale, CA > Permanent > Asic design manager

Physical Design Sr Manager - ASIC

Juniper Networks
Sunnyvale, CA, United States
$179.2K-$257.6K a year
Full-time

At Juniper, we believe the network is the single greatest vehicle for knowledge, understanding, and human advancement the world has ever known.

To achieve real outcomes, we know that experience is the most important requirement for networking teams and the people they serve.

Delivering an experience-first, AI-Native Network pivots on the creativity and commitment of our people. It requires a consistent and committed practice, something we call the Juniper Way.

Job Summary :

We are seeing an experienced and highly motivated Physical Design Manager to lead our Physical Design team and Design for Test (DFT) team in the development of state-of-the-art integrated circuits.

The ideal candidate will have a deep understanding of physical design methodologies, excellent leadership skills, and a proven track record of successfully managing complex projects from conception to tape-out.

Responsibility :

Team Leadership : Managing and mentor a team of physical design engineers, fostering a collaborative and innovative work environment.

Define team goals, assign tasks, and ensure project milestones are met on time and within budget. Provide technical guidance and support to the team, addressing any challenges or roadblocks.

Physical Design Process : Oversee the entire physical design process, including physical synthesis, floorplanning, placement, clock tree synthesis (CTS), routing and sign-off verification.

Ensure designs meet all performance , power, and area (PPA) targets as well as timing, signal integrity and manufacturing constraints.

Collaborate with RTL designers, verification teams and other engineering disciplines to optimize the designs and resolve issues.

Design for Test (DFT) : Integrate DFT strategies into the physical design flow to enhance testability and fault coverage.

Ensure that DFT features such as scan insertion, Built-in Self-Test, and boundary scan are implemented and verified. Collaborate with test engineering teams to ensure that DFT methodologies align with overall test strategies and manufacturing requirements.

Project Management : Develop and manage project schedules, resource allocation and risk mitigation strategies. Track project progress, identify potential issues and implement corrective actions to ensure timely project delivery.

Communicate project status, challenges, and successes to senior management and stakeholders. Working with vendors to make sure their requirements and qualities, track their delivery schedules.

Tool and methodology Development : Drive the evaluation, selection and deployment of EDA tools and methodologies for physical design.

Continuously improve physical design workflows and processes to enhance productivity and design quality.

  • Quality Assurance : Ensure all designs undergo rigorous quality checks, including foundries rule sets. Lead design reviews and sign-off processes to ensure final designs are manufacturable and meet all specifications.
  • Collaboration and Communication : Work Closely with cross-functional teams, including front-end design, verification and product engineering to ensure seamless integration and successful product development.

Act as a liaison between the physical design team and other departments, ensuring clear communication and alignment on project goal.

Qualification :

  • 10+ years of experience in physical design with at least 3 years in a leadership or management position.
  • Proven track record of leading physical design teams through successful tape-outs.
  • Experience with advanced technology nodes (e.g., 3nm or below) is highly required.
  • Experience with low-power design techniques and methodologies.
  • Deep knowledge of physical design tools (e.g., Cadence, Synopsys, Siemens) and methodologies.
  • Strong understanding of the entire physical design process.
  • Strong knowledge of DFT methodologies including scan insertion, BIST, boundary scan and ATPG (Automatic test pattern generation).
  • Familiar with post-silicon validation and tape-out process.
  • Experience managing multi-site projects and working with global teams.

Minimum Salary : $179,200.00

Maximum Salary : $257,600.00

The pay range for this position is expected to be between $179,200.00 and $257,600.00 / year; however, the base pay offered may vary depending on multiple individualized factors, including market location, job-related knowledge, skills, and experience.

The total compensation package for this position also includes medical benefits, 401(k) eligibility, vacation, sick time, and parental leave.

Additional details of participation in these benefit plans will be provided if an employee receives an offer of employment.

If hired, employee will be in an at-will position and the Company reserves the right to modify base salary (as well as any other payment or compensation program) at any time, including for reasons related to individual performance, Company or individual department / team performance, and market factors.

Juniper’s pay range data is provided in accordance with local state pay transparency regulations. Juniper may post different minimum wage ranges for permanent residency petitions pursuant to US Department of Labor requirements.

ABOUT JUNIPER NETWORKS

WHERE WILL YOU DO YOUR BEST WORK?

Wherever you are in the world, whether it's downtown Sunnyvale or London, Westford or Bangalore, Juniper is a place that was founded on disruptive thinking - where colleague innovation is not only valued, but expected.

We believe that the great task of delivering a new network for the next decade is delivered through the creativity and commitment of our people.

The Juniper Way is the commitment to all our colleagues that the culture and company inspire their best work-their life's work.

At Juniper we believe this is more than a job - it's an opportunity to help change the world...

INCLUSION AND DIVERSITY AT JUNIPER

At Juniper Networks, we are committed to elevating talent by creating a trust-based environment where we can all thrive together.

We know from experience that people from underrepresented groups often do not apply for roles they do not feel they meet all the criteria for.

If you think you have what it takes, but do not necessarily check every single box, please consider applying. We’d love to speak with you.

Additional Information for United States jobs :

ELIGIBILITY TO WORK AND E-VERIFY

In compliance with federal law, all persons hired will be required to verify identity and eligibility to work in the United States and to complete the required employment eligibility verification form upon hire.

Juniper Networks participates in the E-Verify program. E-Verify is an Internet-based system operated by the Department of Homeland Security (DHS) in partnership with the Social Security Administration (SSA) that allows participating employers to electronically verify the employment eligibility of new hires and the validity of their Social Security Numbers.

Information for applicants about E-Verify / E-Verify Información en español :

Immigrant and Employee Rights Section (IER) -

E-Verify® is a registered trademark of the U.S. Department of Homeland Security.

Juniper is an Equal Opportunity workplace and Affirmative Action employer. We do not discriminate in employment decisions on the basis of race, color, religion, gender (including pregnancy), national origin, political affiliation, sexual orientation, gender identity or expression, marital status, disability, genetic information, age, veteran status, or any other applicable legally protected characteristic.

All employment decisions are made on the basis of individual qualifications, merit, and business need.

17 days ago
Related jobs
Promoted
TSMC
San Jose, California

As a Physical Design Engineer, you will be responsible for the entire APR implementation flow from RTL-to-GDS that includes floorplan, place and route, CTS, STA, PDV/EMIR/Noise/SigEM cleanup and signoff on lower power SoC blocks. You will be reporting to Manager of Advanced Chip implementation team ...

Promoted
SpaceX
Sunnyvale, California

Closely collaborate with the ASIC design team to drive architectural feasibility studies, develop timing, power and area design targets, and explore RTL/design tradeoffs. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING). ASIC and/or physical design flow development experience in industry. Str...

Promoted
Socionext US
CA, United States

Hands-on ASIC front-end design, ideally in design services environments (product backgrounds acceptable). Front-End ASIC Design Engineer – Milpitas, CA. Front-End SoC/ASIC Design Engineer. Support customer’s design through all phases of ASIC execution at Socionext. ...

Promoted
Esperanto.ai
Mountain View, California

ASIC Physical Design experience. Physical Design Engineer with experience working on SOCs, IPs and Hierarchical blocks. This is an exciting opportunity to be part of a fast-paced Startup culture doing world-class ASICs on AI, ML Processor Chips at advanced process technology nodes. The candidate sho...

Promoted
Matx
Mountain View, California

ASIC/SOC Silicon Physical Design Engineer. Contribute to MatX’s Physical Design methodology to achieve a scalable solution across block, subsystem, and fullchip designs from RTL to GDSII. Own entire subsystems or subsets and/or chip-level Physical Design deliverables including but not limited to: co...

Promoted
block.xyz
San Jose, California

As a senior ASIC Physical Design Engineer, you will work closely with other digital designers and mixed signal designers to develop the next generation of mining ASIC, focusing on block level physical implementation, timing, integration, and physical verification. ASIC Physical Design Engineer, Prot...

Promoted
Synopsys Inc
Mountain View, California

Senior manager ASIC Digital Design - Sunnyvale. We're looking for Senior ASIC Digital Design Manager to join Synopsys Solutions Group, Digital IP Subsystems Team in Sunnyvale, CA. Come and be part of a collaborative team environment that innovates and develops the latest DesignWare IP Subsystem solu...

Mediabistro
Sunnyvale, California

DesignLeverages an understanding of compensation design principles, levers, and mechanics to design and/or apply incentive compensation plans. Strong partnership and collaboration with Plan Administration Manager to ensure proper implementation of design changes in Xactly and any other systems capab...

Advanced Micro Devices, Inc
Santa Clara, California

Layout, Logical Design, Physical Design, Firmware, and Design Verification) across different geographies and time zones, to ensure successful cross-team engagement and high-quality execution Ensure quality of deliverables within schedule and mitigate overall risk Participate and contribute to the de...

Cadence Design Systems, Inc.
San Jose, California

IP Design-Senior Program Manager. We are looking for a Senior Technical Project Manager who will be responsible for the overall coordination of R&D Development Projects and Key Customer Engagements within the Design IP Group. The candidate must have solid, hands-on experience in digital and/or mixed...