Search jobs > Cupertino, CA > Asic design engineer

ASIC Digital Design Engineer Lead

Apple
Cupertino, CA, United States
$165.5K-$293.8K a year
Full-time

Summary

Posted : Sep 5, 2024

Weekly Hours : 40

Role Number : 200447519

Are you a leader? Do you want to utilize your engineering background to make big things happen? Can you influence, connect, get results and communicate effectively?

Can you deliver on a predictable and dynamic schedule? We have an extraordinary opportunity for senior level engineers to drive and lead technical engagements between Apple and silicon suppliers working on groundbreaking technologies.

The Custom Silicon Management Group provides critical custom silicon for all mobile products including iPhone, iPad, and AppleTV.

Apple is looking for remarkable applicants for our Display Digital Design lead role to work with multi-functional teams and external vendors to define, develop and productize the next generation of devices.

Description

Imagine yourself at the center of our hardware development effort where you will collaborate with all subject areas, playing a strategic role of getting functional products to millions of customers quickly.

You will have the opportunity to integrate and come-up with new insights, as well as work with vendors to promote efficiency in the Silicon community.

We value your technical understanding of digital design principles. Here are the main responsibilities of this role : - Assist in architecture, implementation, verification, emulation and validation of custom silicon.

  • Trade off specific issues against system limitations. - Help improve engineering requirement specification documents for custom silicon.
  • Work with internal teams to assure that documents meets needs. - Work with external vendors in developing micro-architecture, verification and emulation of custom silicon.
  • Drive vendor's methodology to meet Apple standards. - Target to achieve bug free first silicon to meet ambitious product schedules.

Key Qualifications

  • BS+10 Years of relevant industry experience. Advanced degree preferred.
  • 10+ years of digital design experience in complex multi-million gate architectures and deep sub-micron technologies, achieving multiple tape-outs with a majority of the tape-outs reaching MP with first silicon.
  • Drive and improve digital design methodology to achieve high quality first silicon.
  • Hands on experience with FPGA emulation, silicon bring-up, characterization and debug.
  • Experience with mixed signal design is highly desired.
  • Experience with display interconnect standards - MIPI, DP, HDMI is a definite plus.
  • Experience with display pipeline elements and / or TCON development is highly desired.
  • Able to work with cross functional teams within Apple and external vendors across geographical boundaries to resolve architectural and implementation challenges with an eye towards schedule.
  • Good verbal and written communication skills.

Education & Experience

BS+10 Years of Relevant Industry Experience

Additional Requirements

Some travel required.

Pay & Benefits

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role.

The base pay range for this role is between $165,500 and $293,800, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs.

Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan.

You'll also receive benefits including : Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition.

Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Note : Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

More

Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.

Learn more about your EEO rights as an applicant.

25 days ago
Related jobs
SpaceX
Sunnyvale, California

ASIC DESIGN ENGINEER, DDR IP (SILICON ENGINEERING). We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). ASIC/FPGA Desig...

Cadence Design Systems, Inc.
San Jose, California

BS degree Computer Science/Engineering, Electrical, Engineering, or related field8+ years of design/EDA experienceStrong knowledge in Digital Design Fundamentals, Semiconductor fundamentals, and Static Timing Analysis is requiredPrior experience with IC digital implementation flows and backend EDA t...

Western Digital
Milpitas, California

Define ASIC requirements for upcoming NAND chips and design system algorithms. Lead discussion of new NAND modes or new operation methods that can make differentiating products. A clear understanding of technical and logistic challenges that must be met to deliver industry-leading products or c...

Cadence Design Systems, Inc.
San Jose, California

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. The candidate will work on improving PPA (power, performance and area) for cutting edge GPU, CPU designs by implementing optimizations in area of Datapath and Structuring in Genus. ...

LIV Design Collective LLC
San Jose, California

As a senior ASIC Physical Design Engineer, you will work closely with other digital designers and mixed signal designers to develop the next generation of mining ASIC. Our organization operates as a flat meritocracy, this role’s title is ASIC Physical Design Engineer, but other companies might call ...

Nextpoint Design
San Jose, California
Remote

Bachelor’s degree or equivalent experience in interaction design, interface design, industrial design, human-computer interaction, human-centered design, graphic design, or UX. We offer a wide range of services including customer experience playbooks, digital prototyping, UX/UI design, product mappi...

Cadence Design Systems, Inc.
San Jose, California

We are a global electronic design automation (EDA) company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. ...

Annapurna Labs (U.S.) Inc.
Cupertino, California

We’re looking for an ASIC Design Eengineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right trade-offs. As a key member of the ASIC design team, you will implement and deliver high performance, area and power efficient RTL to achieve ...

LIV Design Collective LLC
San Jose, California

As a senior ASIC Physical Design Engineer, you will work closely with other digital designers and mixed signal designers to develop the next generation of mining ASIC. Our organization operates as a flat meritocracy, this role’s title is ASIC Physical Design Engineer, but other companies might call ...

MatX
Mountain View, California

ASIC/SOC Silicon Physical Design Engineer. Silicon Physical Design Engineers will be responsible for developing performant and functionally correct silicon for MatX products across compute, memory management, high-speed connectivity, and other key technologies in leading-edge process nodes. MatX is ...