Senior ASIC Design Engineer
Apply
Locations : San Jose (Holger Way)
Time Type : Full Time
Posted On : Posted 3 Days Ago
Job Requisition ID : R-10056067
Developing the best in class products with the latest IEEE standards in advanced processing nodes and lead the next generation of innovations including Wi-Fi 7 technologies.
- In connection with such duties, the Beneficiary will develop micro-architecture of complex DSP blocks; RTL coding, verification and documentation;
- area / power optimization and design tradeoff analysis; script development and design automation; logic synthesis and timing closure;
- demonstrate fluency in RTL coding in Verilog / System Verilog, in-depth knowledge on digital logic design, DSP, and communication, experience in UVM or other verification methodology;
experience in WiFi or other communication standard.
Qualifications :
Master’s degree in Electrical Engineering, Electronics Engineering, or Computer Engineering, foreign equivalent or closely related field.
Two (2) years of progressive, post-baccalaureate experience in job offered or similar occupation (all levels accepted) such as Engineering Staff, Design Layout TL or closely related.
Required Skills :
Two (2) years of experience in :
- RTL Design using Verilog and System Verilog;
- Clock Domain Crossing;
- Block Level Testing;
- CAD Tools Questa / Modelsim, Cadence Spyglass, Cadence Virtuoso, Conformal, Synopsys PrimeTime(PT), Design Compiler;
- Scripting Languages like Python, Perl or TCL;
- Logic design simulators (e.g. VCS / Verdi, Simvision); and
- Knowledge of digital signal processing algorithms.
Annual Salary : $160,000
The base salary range for this position is as mentioned below per year. We also provide competitive benefits, incentive compensation, and / or equity for certain roles.
Company benefits include health, dental, and vision insurance, 401(k), and paid leave. Please note that the base salary range (or hourly rate) is a guideline, and individual total compensation may vary based on a number of factors such as qualifications, skill level, work location, and other business and organizational needs.
This base pay range is specific to California and is not applicable to other locations. A reasonable estimate of the base salary range as of the date of this posting is : $125,600 to $172,700 annually.
NXP is an Equal Opportunity / Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and / or expression, marital status, status as a disabled veteran and / or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law.
In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.
J-18808-Ljbffr
Senior Design Engineer
As a Senior Design Engineer at Micron Technology, Inc. Collaborate with and support the efforts of engineering teams within NVE-DE organization, such as Project Teams as well as other Technical Functional (Analog, Core, Datapath), Product Engineering, Test, Probe, Process Integration, Assembly and M...
ASIC Design Engineer – Fabric/Interconnect
Extensive experience in front-end ASIC RTL digital logic design using Verilog or System Verilog. With every generation the max bandwidth, the lowest latency, the lowest area, and lowest power requirements are more exacting and require sophisticated planning in order to achieve on Apple's schedules!B...
ASIC/SoC Design Verification Engineer
Job Title: ASIC/SoC Design Verification Engineer Position Type: Full-Time / On-Site Location: Fremont, CA Salary Range / Rate: $110,000 - $300,000 Job ID#: 136685 Year of Experience: More than 8 years Responsibilities: 1. Collaborate with design engineers and architects to de...
ASIC Design and Integration Engineer - Pixel IP
As an ASIC Design Engineer in the Pixel IP design team, you will work closely with many multi-functional teams (chip integration, physical design, power, logic design, and verification) to build commitment and low power pixel processing engines. Industry exposure to and knowledge of ASIC/FPGA design...
Senior SOC Design Engineer
The NVIDIA System-On-Chip (SOC) group is looking for a top ASIC Engineer with a curiosity about SOC design automation, RTL integration, chip build and assembly, and padring design and verification. In this position, you will get the opportunity to build complex GPU and Tegra chips and interact direc...
Senior Hardware Design Engineer
Strong understanding of reliability requirements and the impact of engineering design choices on the production process. Weekly snacks, fresh fruit services, bagels and donuts on specified days in our San Jose facility and much more! Essential Job Functions (include, but are not limited to the follo...
Senior PIC Development Engineer : RF design
The successful candidate will work within the PIC design and engineering team and engage in simulation, data analysis and lead product development from reliable design concepts, performance verification and optimization and transfer to manufacturing. Job will require frequent interaction with fab, t...
Senior Technical RF Design Engineer
Proven automotive antenna development portfolio showcasing creative solutions to challenging integration environments.Strong written skills using Microsoft office products such as project, power point, and excel .Track record of innovative thinking with publications and patents.This role is categori...
Senior Package Design Engineer
We are now looking for a Senior Package Design Engineer in the Advanced Technology Group (ATG). To this purpose, we are now seeking a passionate Package Design Engineer who is committed to making a difference in the world through their contributions. You will be responsible for leading package test ...
Senior Design/Product Development Engineer
Engineer role supports our next-generation biosensor product design and development, focusing on clinical data analyses and sensor algorithm verification and improvement. Bachelor’s degree in Biomedical Engineering, Bioengineering or related physical or life science. Design and develop signal proces...