Search jobs > Mountain View, CA > Asic design engineer

ASIC Digital Design, Staff Engineer

Synopsys
Mountain View, CA, United States
$122K-$182K a year
Full-time

Design Verification Engineer (Staff)

51258BR

USA - California - Mountain View / Sunnyvale

Job Description and Requirements

In this role you will be responsible for developing test benches and verifying integrated IP Subsystems for our global customers.

Qualifications :

  • BSEE in EE with 5+ years of industry experience
  • Experience in ASIC Verification
  • Verilog, System Verilog and Perl / Python scripting skills
  • Proficiency in UVM verification environment
  • Debugging skills
  • Demonstrates good communication and problem-solving skills
  • Understanding of high-speed interface protocols is a plus

Our Silicon IP business is all about integrating more capabilities into an SoC-faster. We offer the world's broadest portfolio of silicon IP-predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors.

All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications.

And get differentiated products to market quickly with reduced risk.

At Synopsys, we're at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence.

The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we're powering it all with the world's most advanced technologies for chip design and software security.

If you share our passion for innovation, we want to meet you.

The base salary range across the U.S. for this role is between $122,000-$182,000. In addition, this role may be eligible for an annual bonus, equity, and other discretionary bonuses.

Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education.

Your recruiter can share more specific details on the total rewards package upon request.

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

Job Category

Engineering

Country

United States

Job Subcategory

ASIC Digital Design

Hire Type

Employee

Base Salary Range

$122,000 - $182,000

30+ days ago
Related jobs
Promoted
Synopsys
Sunnyvale, California

Design Verification Engineer (Staff). Experience in ASIC Verification. We offer the world's broadest portfolio of silicon IP-predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. And we're powering it all with the world's most advanced technologies for chip desi...

Promoted
Cadence Design Systems
San Jose, California

Sr Staff Systems Engineer (Server Farm) page is loaded Sr Staff Systems Engineer (Server Farm) Apply locations SAN JOSE time type Full time posted on Posted 2 Days Ago job requisition id R44992. Role: Sr Staff Systems Engineer. We are a global electronic design automation company, providing software...

Promoted
Apple Inc.
Santa Clara, California

Do you have a passion for crafting entirely new solutions?As part of our Digital Design Engineering group, you’ll take imaginative and revolutionary ideas and determine how to turn them into reality! You and your team will apply engineering fundamentals and start from scratch if needed, bringing for...

Promoted
Nvidia Corporation
Santa Clara, California

ASIC Design Efficiency Engineer page is loaded ASIC Design Efficiency Engineer Apply locations US, CA, Santa Clara US, TX, Austin US, NC, Durham time type Full time posted on Posted 2 Days Ago job requisition id JR1965588. Similar Jobs (5) ASIC Design Efficiency Engineer - New College Grad locations...

Promoted
RF-Design GmbH
Santa Clara, California

As a Senior Digital Design Verification Engineer at NVIDIA, you'll verify the design and implementation of our cutting edge SerDes IPs. Verification of the digital design, golden models and micro-architecture of the SerDes IPs using advanced verification methodologies such as UVM. Responsible for un...

Promoted
Acceler8 Talent
CA, United States

They are seeking a ASIC Design Engineer specialized in RTL design to join their team to work on the host blocks of their accelerated switching fabric, which is the most critical part of their product and their "secret sauce" to eliminating bottlenecks in AI compute systems. Job Description: ASIC Des...

Promoted
MIPS
CA, United States

Configure Design Features Development, assessment, and refinement of RTL design to target power, performance, area, and timing goals. Partner with a multi-functional engineering team to implement and validate physical design aspects of timing, area, reliability, testability, and power. The candidate...

Promoted
Tesla Inc
Palo Alto, California

Senior/Staff SOC Design Verification Engineer - Autopilot AI (Dojo)**. Engineering & Information Technology????Palo Alto, California?? ID89242???? Tesla's Autopilot AI (Dojo) Silicon Development Team is looking for a Design Verification Engineer to develop and manage the verification and test enviro...

Skyworks
San Jose, California

Work closely with a team of EM Design Engineers, Lab Technicians, Validation/Optimization Engineers, Test Engineers and Package Engineers to tackle complex cellular RF front end issues. Selected team member for the RF SiP Module Design Engineer position can work at various location of Skyworks, San ...

IC Resources
San Jose, California

As a Senior ASIC Design Engineer, you will be responsible for a range of tasks including microarchitecture design and documentation, RTL implementation, and more. Join a rapidly growing, well-funded startup specialising in AI inference computing for autonomous vehicles as a Senior ASIC Design Engine...