Search jobs > Sunnyvale, CA > Sr design engineer

Sr. RFIC - PLL Design Engineer

Apple Inc.
Sunnyvale, California, US
Full-time

Would you like to join Apple’s growing wireless silicon development team? The wireless RFIC team architects, designs, and validates radio transceivers integrated into complex wireless SoCs.

Our wireless organization is responsible for all aspects of wireless silicon development that transform the user experience at the product level, all of which is driven by a best-in-class vertically integrated engineering team spanning RF / Analog architecture and design, Systems / PHY / MAC architecture and design, VLSI / RTL design and integration, Emulation, Design Verification, Test and Validation, and FW / SW engineering.

As Sr. RFIC - PLL Design Engineer within the Wireless Radio team, you will be at the center of a wireless SoC design group with a critical impact on getting Apple’s state-of-the-art wireless connectivity solutions into hundreds of millions of products.

Any additional information you require for this job can be found in the below text Make sure to read thoroughly, then apply.

Description

As a Senior RFIC-PLL Designer, you are going to be responsible for providing analog and digital PLL solutions for wireless SoC and driving them to mass production for Apple’s Wireless Connectivity products.

Responsibilities include :

  • Lead design of radio transceiver chains including analog PLLs - VCOs, digital PLLs - DCOs, LOGen, and chain of blocks in RX, and TX for wireless connectivity products.
  • Drive radio KPI (power, area, performance) to meet product requirements.
  • Work with cross-functional teams including platform architecture, wireless design, RF HW and SW to define radio features enabling wireless innovation.
  • Work closely with RF Systems in block level and high level specifications of the PLL-LOGen, TX and RX line ups, and proper distribution of spec margins in the chain.
  • Hands-on design contributions starting from concept, architecture and topology to transistor-level feasibility studies and KPI trade-off analysis to actual design, simulations and extractions.
  • Design of RF and Analog loopbacks for calibration and compensation.
  • Work through Co-Existence scenarios and design to meet the CoEx requirements.
  • Oversee the floorplan layout and verification of the design to ensure a successful tape-out.
  • Close collaboration with RFIC test engineers in the bring up, debug and optimization of the wireless connectivity chip through the productization.
  • Provide design versus silicon measurements correlation, and compliance with specification for a volume production.

Minimum Qualifications

Key Qualifications

  • Typically requires 10+ years of RF / analog and mixed-signal design experience in cutting-edge RF CMOS design.
  • Direct experience in designing and bringing into mass production of wireless transceivers in deep sub-micron RFCMOS technology.
  • Experienced in design and development of fractional N Synthesizers, Digital PLLs, Analog PLLs, LO-Gen for high performance application and also low power application.
  • Hands-on experience in designing TDC, GRO, Digital Filters, Sigma Delta Modulators, Pre-scalers and MMD, DCOs, PFD-CP, and VCOs.

Modeling, analysis and design of SD noise cancellation and spur cancellation techniques.

  • Deep understanding of analog, mixed-signal and RF circuit design. This includes LNAs, PAs, mixers, baseband filters, VGAs and calibration methods associated with high performance wireless systems.
  • Familiarity with various RF transceiver architectures and their trade-offs, system specifications and ability to work with system architects to translate system requirements into circuit requirements at IC level.
  • Experienced in Cadence Virtuoso, Spectre RF, Matlab, EM simulation (EMX, HFSS) and similar tools.
  • Familiarity with mixed-signal mode verification methodology (SystemVerilog, AMS, Nanotime).
  • Demonstrated capability to work with digital design group for an optimum partition between digital and analog domain, timing requirements.
  • Extensive experience in fractional N synthesizer and LOGen silicon characterization and debug.

Preferred Qualifications

Education & Experience

BS and 10+ years of relevant industry experience. MSEE and PhD is preferred.

Additional Requirements

Apple is an equal opportunity employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities.

J-18808-Ljbffr

2 days ago
Related jobs
Promoted
The Mullings Group
San Jose, California
Remote

As the Senior Mechanical Design Engineer, you will be responsible for developing mechanical systems solutions for our next generation kinematic surgical navigation system. This person wil lead the mechanical design and development of advanced kinematic systems, specifically focusing on manipulator d...

Promoted
SpaceX
Sunnyvale, California

DDR IP DESIGN ENGINEER (SILICON ENGINEERING). We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). Write detailed design...

Promoted
Sanmina Corporation
Fremont, California

Engineering, Manufacturing/Operations. Design and develop new data center racks, cabinets, and enclosure applications. Design and develop product configurations. Provide initial design concepts, including research of new components. ...

Promoted
Lightmatter
Mountain View, California

Collaborate with other design engineering teams (system, packaging, digital, photonics) to translate system-level requirements into electrical design specifications. Staff Analog / Mixed-Signal IC Design Engineer. If you're a collaborative engineer or scientist who has a passion for innovation, solv...

SiTime
Santa Clara, California

To address our unique technical challenges, we are looking for a strong Senior Logic Design Engineer with a solid background in key digital design and implementation areas. As a Senior Logic Design Engineer, you will be responsible for:. Expertise in digital logic design fundamentals such as clock d...

Synaptics
San Jose, California

Synaptics is looking for a Senior Staff Design for Test Engineer to join our dynamic and growing organization. This position reports to the Senior Director, ASIC Design. Work with Test Engineering to bring-up/validate test patterns on ATE. Excellent communication, interpersonal and analytical skills...

Intellectt INC
Mountain View, California

Design Verification Engineer<br /> Location: Mountain View, CA <br /> Experience: 10+</b><br /> <br /> <br /> What You'll Be Doing:<br /> <br /> * Strong PCIe expertise along-with complex SoC debug is must<br /> * At-least 10+ years of exper...

Cadence Design Systems, Inc.
San Jose, California

Bachelors in Engineering or 10 years experience + Master in related field of VLSI, Semiconductor, Electrical or Computer Engineering. Execute and deliver on timing analysis, ECO flows, Extraction, Power, EMIR and/or physical design and ensure integrity of delivered solutions. Work on various aspects...

Apple
Sunnyvale, California

We are working on new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, ...

Skyworks
San Jose, California

We are seeking engineering talent with expertise in analysis, design, and development of Analog integrated circuits using BiCMOS, SOI, and CMOS technologies and delivery of complex multichip, multi-technology RFIC-based wireless module solutions. In the Module Design Team, you will be participating ...