STA/EMIR IC Principal Solutions Engineer

Cadence Design Systems
San Jose, California, US
Full-time

The following information aims to provide potential candidates with a better understanding of the requirements for this role.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We offer amazing opportunities to grow, no matter where you are in your career.

The ideal candidate will be energetic, innovative and enthused with how to help customers, solve their toughest Digital Implementation problems using Cadence technology.

Will drive Pre-sales and Post sales activities at advanced nodes for Cadence Digital IC products.

The qualified candidate will have hands-on experience with Timing, Emir, Characterization & Simulation tools, and good circuit design knowledge to help enable Signoff solutions at customer site.

Also, close interface with R&D to enable new and differentiating technologies..

  • In this role, the Solutions Engineer (SE) is expected to work both independently and in collaboration with other team members to address customer issues and to identify new opportunities or Risk that are linked to those activities
  • The SE will interact with Product Engineering / RnD Team as well as Key Technologists at customer site to develop and enable new differentiating technologies
  • The SE will be solving complex technical issues related to Timing / Noise / Variation characterization for myriad circuits including memory designs and mixed signal design
  • The SE will participate in technical benchmarks, methodology presentations and ensure clean regression cycle and close loops with stakeholders before the software is delivered
  • The SE will implement Design and conduct performance experiments, automate analysis of performance / accuracy data and design / implement / facilitate optimizations as appropriate

Requirements :

  • 5+ years industry related experience in the following.
  • Expertise in Timing Signoff / Extraction / EMIR for both block / full chip closure
  • Prefer experience with Timing & EMIR tools such as Primetime / Tempus / Voltus / Redhawk
  • Low Power Designs and Power Modeling / Voltus
  • Statistical Analysis Fundamentals
  • Strong inter-personal and communication skills
  • Prefer experience with characterization Tools such as Liberate / Silicon-Smart
  • Exposure to advanced technologies like 5nm / 3nm and 3DIC

Location; San Jose, CA

Be proud and passionate about the work you do. Together, our One Cadence - One Team culture drives our success.

The annual salary range for California is $120,400 to $223,600. You may also be eligible to receive incentive compensation : bonus, equity, and benefits.

Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Our benefits programs include : paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

J-18808-Ljbffr

3 days ago
Related jobs
Promoted
Siemens
Fremont, California

All qualified applicants will receive consideration for employment without regard to their race, color, creed, religion, national origin, citizenship status, ancestry, sex, age, physical or mental disability unrelated to ability, marital status, family responsibilities, pregnancy, genetic informatio...

Promoted
Qorvo, Inc.
San Jose, California

Qorvo’s fast-growing Power Management division focusing on Power loss protection, PMICs, Motor Control, and Battery Management solutions for a wide range of Mobile, Consumer, IOT and Industrial applications is looking for an experienced Analog Power design engineer to create next generation and worl...

Promoted
Stairwell Inc.
Sunnyvale, California

Participate in technical communications within the team to share best practices and learn about new technologies and complementary security applications. We consider all individuals seeking employment, regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citi...

Promoted
Skyworks Solutions, Inc.
San Jose, California

Principal Electrical Engineer Acoustic Filter Design. This position is for a Principal Design Engineer of RF acoustic wave filters at Skyworks San Jose Site. You’ll be working as part of an elite team of RF professionals creating the technology for next-generation cellular handsets and other wireles...

Promoted
Synopsys, Inc.
Sunnyvale, California

A dynamic and knowledgeable Systems Engineer who will partner with Customers Architects and Chip Leads to design solutions for their ASIC/SoC designs using Synopsys state-of-the-art IP. Develop technical collateral material including architecture diagrams, design specifications, applications notes, ...

NVIDIA
Santa Clara, California

As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or ...

Cobham Advanced Electronic Solutions
San Jose, California

From human spaceflight and space exploration, to missile defense and electronic warfare, to healthcare solutions addressing COVID-19, our talented team develop high performing electronic solutions that work the first time, every time. Delivering mission-critical, electronic solutions that protect li...

Tellus Solutions
Santa Clara, California

You will also design of micro-architecture and RTL, synthesis, logic and timing verification using leading edge CAD tools and semiconductor process technologies. You will design and implement logic functions that enable efficient test and debug and participate in silicon bring-up and validation for ...

Ubilinx Technology Inc
San Jose, California

Provide guidelines of silicon package and PCB layout for CMOS RFIC. Participate in measurement, characterization, and debugging of silicon. In-depth understanding of deep submicron CMOS process and related circuit design issues. Design, simulate, and verify CMOS RFIC (e. ...

Cadence Design Systems, Inc.
San Jose, California

BS degree Computer Science/Engineering, Electrical, Engineering, or related field8+ years of design/EDA experienceStrong knowledge in Digital Design Fundamentals, Semiconductor fundamentals, and Static Timing Analysis is requiredPrior experience with IC digital implementation flows and backend EDA t...