Senior Applications Engineer – DDR Design IP

Senior Applications Engineer – DDR Design IP page is loaded## Senior Applications Engineer – DDR Design IPlocations : SAN JOSEtime type : Full timeposted on : Posted Todayjob requisition id : R51389##

• At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
• ### Senior Applications Engineer – DDR Design IP Job Location : San Jose, CA Job Description The Cadence IP team develops industry leading IPs that enable customers in a variety of markets - from the endpoint to the edge to the cloud. At Cadence we’re helping set the standard on IP products that get integrated in SoCs that power the world’s Data Centers, Automobiles, Cloud and Wireless Systems. We offer amazing opportunities to grow in your career. As a Technical Presales Engineer, you will support the technical presales of DDR IP by generating collateral through simulations, synthesis and publications. As you grow into more senior roles, you will use your knowledge of different memory interface standards to architect memory solutions for customers using Cadence DDR IP. This role offers the benefit of both technical growth and business skill development. You will be part of the Technical Field Organization helping educate customers and providing solutions using our DDR IP portfolio. Our memory PHY and controller IPs are used in data centers, mobile devices, automobiles and consumer devices. Responsibilities include :
• Technical presales of Memory IP
• Gain expertise in memory controller and PHY IPs and DDR protocols
• Work closely with IP Sales staff, marketing and R&D teams to win opportunities
• Run Verilog simulations to enable IP benchmarking
• Run RTL synthesis for area and timing analysis
• Present IP demos to customers
• Travel to customer sites may be required occasionally Qualifications :
• BS / MS in EE, CE or related majors
• Knowledge of Computer Architecture and Electronics circuits
• Knowledge of Verilog HDL
• Experience with simulation and synthesis tools
• Excellent presentation skills and verbal / written communication skills is a must Nice to have :
• Familiarity with one or more DRAM protocols – DDR4 / 5, LPDDR4 / 5 / 5X, HBM2 / 3, GDDR6
• Perl / Python Scripts
• Experience on memory subsystem verification and / or performance analysis
• Strong knowledge of ASIC flow, RTL design in Verilog, System Verilog and FPGA design
• Knowledge of AXI, DFI protocols
• Working knowledge of memory controller and memory PHY
• The annual salary range for California is $84,000 to $156,000. You may also be eligible to receive incentive compensation : bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include : paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
• ##
• We’re doing work that matters. Help us solve what others can’t.
• Equal Employment Opportunity Policy :
• Cadence is committed to equal employment opportunity throughout all levels of the organization.We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com.
• Privacy Policy :
• Job Applicant If you are a job seeker creating a profile using our careers website, please see the .E-Verify Cadence participates in theE-Verify program in certain U.S. locations as required by law.Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

#J-18808-Ljbffr