Talent.com
ASIC Design Verification Engineer, Devices and Services
ASIC Design Verification Engineer, Devices and ServicesGoogle Inc. • Mountain View, CA, United States
serp_jobs.error_messages.no_longer_accepting
ASIC Design Verification Engineer, Devices and Services

ASIC Design Verification Engineer, Devices and Services

Google Inc. • Mountain View, CA, United States
job_description.job_card.30_days_ago
serp_jobs.job_preview.job_type
  • serp_jobs.job_card.full_time
job_description.job_card.job_description

ASIC Design Verification Engineer, Devices and Services

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

As an ASIC Design Verification Engineer, you will be part of a Research and Development team, and your responsibilities will include building verification components, constrained-random testing, system testing, and verification closure.

Overview

Google's Devices & Services team combines the best of Google AI, Software, and Hardware to create radically helpful experiences for users. We research, design, and develop new technologies and hardware to make our user\'s interaction with computing faster, seamless, and more powerful.

Responsibilities

  • Plan and execute the verification of the next generation configurable Infrastructure IPs, interconnects, and memory subsystems.
  • Create and enhance constrained-random verification environments using SystemVerilog and UVM.
  • Develop cross-language tools and scalable verification methodologies.
  • Identify and write all types of coverage measures for stimulus and corner-cases.
  • Debug tests with design engineers to deliver functionally correct blocks and subsystems, and close coverage measures to identify verification holes and to show progress towards tape-out.

Qualifications

  • Bachelor7s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience
  • 8 years of experience with verifying digital logic at RTL level using SystemVerilog or C / C++
  • Experience creating and using verification components and environments in standard verification methodology
  • Experience verifying digital systems using standard IP components / interconnects (microprocessor cores, hierarchical memory subsystems)
  • Preferred qualifications

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture
  • Experience with performance verification of SOCs, pre-Silicon analysis and post-Silicon correlation
  • Experience with building verification methodologies that span simulation, emulation and FPGA prototypes
  • Experience with Interconnect Protocols (e.g., AHB, AXI, ACE, CHI, CCIX, CXL)
  • Knowledge of scripting languages and software development frameworks
  • Architectural background in one or more of the following : Low Power Design, Distributed Systems, DDR / LPDDR, PCIe, Processors and Memory Subsystems, Security, Clock and Power Controllers
  • Compensation and Benefits

    The US base salary range for this full-time position is $156,000-$229,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

    Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.

    EEO and Employment Information

    Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity / expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google\'s EEO Policy, Know your rights : workplace discrimination is illegal, Belonging at Google, and How we hire.

    Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

    To all recruitment agencies : Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

    #J-18808-Ljbffr

    serp_jobs.job_alerts.create_a_job

    Asic Design Engineer • Mountain View, CA, United States

    Job_description.internal_linking.related_jobs
    Verification and Validation Engineer / Senior V&V Engineer

    Verification and Validation Engineer / Senior V&V Engineer

    Bayside Solutions • San Mateo County, CA, United States
    serp_jobs.job_card.full_time +1
    Verification and Validation Engineer / Senior V&V Engineer.Conduct design verification and validation testing for product development activities. Support all technical aspects of the product and instr...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    ASIC Design Engineer Staff

    ASIC Design Engineer Staff

    Hewlett Packard Enterprise Development LP • San Jose, CA, United States
    serp_jobs.job_card.full_time
    This role has been designed as ‘Hybrid’ with an expectation that you will work on average 2 days per week from an HPE office. Hewlett Packard Enterprise is the global edge-to-cloud company advancing...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    ASIC Physical Design Engineer

    ASIC Physical Design Engineer

    Efficient Computer • San Francisco, CA, United States
    serp_jobs.job_card.full_time
    Efficient is hiring a senior ASIC Physical Design Engineer with experience in backend implementation from Netlist to GDSII. We seek individuals to leverage low‑power techniques and design-technology...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    Lead Design Verification Engineer

    Lead Design Verification Engineer

    Alphawave IP Inc • San Jose, CA, United States
    serp_jobs.job_card.full_time
    Lead Design Verification Engineer page is loaded## Lead Design Verification Engineerlocations : San Josetime type : Full timeposted on : Posted Yesterdayjob requisition id : JR101044 • •The Oppor...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    GPU Design Verification Engineer

    GPU Design Verification Engineer

    Samsung Electronics Perú • San Jose, CA, United States
    serp_jobs.job_card.full_time
    Position Summary • •Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all.At Samsung A...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    Design Verification Engineer

    Design Verification Engineer

    Mythic, Inc. • Palo Alto, CA, United States
    serp_jobs.job_card.full_time
    We’re hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to l...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    ASIC Design Engineer - Cache Controller

    ASIC Design Engineer - Cache Controller

    Apple Inc. • Santa Clara, CA, United States
    serp_jobs.job_card.full_time
    Santa Clara, California, United States Hardware.Apple is building the world’s fastest highly parallel mobile processing systems. Our high-bandwidth multi-client memory subsystems are blazing new ter...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Senior Design Engineer, ASIC

    Senior Design Engineer, ASIC

    Waymo • Mountain View, CA, United States
    serp_jobs.job_card.full_time
    Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver.Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on buildin...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    ASIC DFT Engineer

    ASIC DFT Engineer

    Cisco Systems, Inc. • San Jose, CA, United States
    serp_jobs.job_card.full_time
    You will be in the Silicon One development organization as an ASIC Implementation Engineer in San Jose, CA with a primary focus on Design-for-Test. You will work with Front-end RTL teams, backend ph...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Senior ASIC Design Verification Engineer

    Senior ASIC Design Verification Engineer

    Persimmons • San Jose, CA, US
    serp_jobs.job_card.full_time
    serp_jobs.filters_job_card.quick_apply
    Persimmons is building the infrastructure that will power the next decade of AI.Founded in 2023 by veteran technologists from the worlds of semiconductors, AI systems, and software innovation, We’r...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30
    ASIC Engineer, Design Sunnyvale, CA +1 locations • Infrastructure • Design +2 more Infrastructu[...]

    ASIC Engineer, Design Sunnyvale, CA +1 locations • Infrastructure • Design +2 more Infrastructu[...]

    Meta • Sunnyvale, CA, United States
    serp_jobs.job_card.full_time
    Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, network acceleration and video transcoding.We are looking...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    Staff Design Verification Engineer (Memory Controller)

    Staff Design Verification Engineer (Memory Controller)

    Samsung Electronics Perú • San Jose, CA, United States
    serp_jobs.job_card.full_time
    Position Summary • •Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all.At Samsung A...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    Custom ASIC Physical Design Engineer

    Custom ASIC Physical Design Engineer

    Block • San Francisco, CA, United States
    serp_jobs.job_card.full_time
    Get AI-powered advice on this job and more exclusive features.Proto is accelerating the world's transition to an open economy with products that increase access and independence for everyone.We're ...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    ASIC Design Verification Engineer (all levels)

    ASIC Design Verification Engineer (all levels)

    SQL Pager LLC • Sunnyvale, CA, United States
    serp_jobs.job_card.full_time
    ASIC Design Verification Engineer.Our client is building the first latency optimized SoC for their industry.Using its proven AI accelerator designs, we are targeting best in class latency with orde...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    Principal ASIC Verification Engineer

    Principal ASIC Verification Engineer

    Hewlett Packard Enterprise Development LP • San Jose, CA, United States
    serp_jobs.job_card.full_time
    Principal ASIC Verification Engineer.This role is designed as onsite with an expectation that you will primarily work from an HPE office. Hewlett Packard Enterprise is the global edge-to-cloud compa...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    ASIC Engineer, Design Sunnyvale, CA +1 locations • Data Center +3 more • Engineering +2 more Da[...]

    ASIC Engineer, Design Sunnyvale, CA +1 locations • Data Center +3 more • Engineering +2 more Da[...]

    Meta • Sunnyvale, CA, United States
    serp_jobs.job_card.full_time
    ASIC Engineer, DesignASIC Engineer, Design Responsibilities • Architecture exploration • Micro-architecture development • Soft and hard IP identification, selection and integration.Collaboration with ...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted
    Senior ASIC Design Engineer – Clocks IP

    Senior ASIC Design Engineer – Clocks IP

    NVIDIA Corporation • Santa Clara, CA, United States
    serp_jobs.job_card.full_time
    NVIDIA has continuously reinvented itself over two decades.Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parall...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Design Verification Engineer

    Design Verification Engineer

    Nextgentechinc • San Jose, CA, United States
    serp_jobs.job_card.full_time +1
    Design Verification Engineer in San Jose, CA : .Job Duration : 40 Hours / Week, Permanent position, Full time.Collaborate with design and development teams to understand product requirements and speci...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    Principal ASIC Design Engineer

    Principal ASIC Design Engineer

    Fortinet • Sunnyvale, CA, United States
    serp_jobs.job_card.full_time
    Fortinet is looking for a passionate ASIC Designer to join our R&D team! This role involves working on cutting edge high performance ASIC design from specification to RTL implementation.The new mem...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_variable_days • serp_jobs.job_card.promoted
    ASIC Design Engineer

    ASIC Design Engineer

    Apple Inc. • Santa Clara, CA, United States
    serp_jobs.job_card.full_time
    Santa Clara, California, United States Hardware.The ideal candidate will have experience in ASIC design with : - Architecture research and / or development of memory or highly interconnected system arc...serp_jobs.internal_linking.show_more
    serp_jobs.last_updated.last_updated_30 • serp_jobs.job_card.promoted