Search jobs > San Jose, CA > Design verification

SOC / IP Design Verification Engineer

DaVita Inc.
San Jose, California, US
Full-time

WHAT YOU DO AT AMD CHANGES EVERYTHING

Hit Apply below to send your application for consideration Ensure that your CV is up to date, and that you have read the job specs first.

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded.

Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges.

We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance.

THE ROLE :

This is an exciting opportunity to work in the AMD SOC Verification Team as Senior Verification Engineer. The candidate will have an opportunity to work on state-of-the-art verification environment using UVM verification methodology and C.

Besides owning block level test bench, the candidate will have opportunity to work on sub system level verification and participate in silicon bring up.

We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market.

The Verification Engineering team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.

THE PERSON :

You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites / time zones.

You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

We are looking for a dynamic candidate who will have great opportunity to work on the state of the art products with leading verification methodology using UVM.

Take your current verification expertise and apply that to state of the art data center products involving complex protocols like PCIE, CXL, networking etc.

KEY RESPONSIBILITIES :

  • Create block level verification plan, test plans and full chip test plan.
  • Develop block level test bench and tests in UVM methodology including scoreboard.
  • Work on subsystem level verification using UVM and C.
  • Work with designers to get the coverage closure.
  • Port the block level tests to full chip test bench.
  • Integrate VIPs as needed.
  • Work with software, validation and emulation teams as needed.
  • Work on performance verification.
  • Work on other aspects of verification like CDC, gate simulation.
  • Work on power aware verification using UPF.
  • Work on lab bring up and silicon validation.
  • Provide technical support to other teams.

PREFERRED EXPERIENCE :

  • Prior experience in architecting and developing self-checking constrained random verification environment using System Verilog and UVM verification methodology.
  • Execution of test plan, debugging failures, write functional coverage objects and review the code coverage and function coverage with design team.
  • Good understanding of object-oriented programming concepts.
  • Prior experience with PCIE Protocol Gen5 and above.
  • Prior experience in verifying system / sub system level involving multiple blocks.
  • Prior experience with protocols such as AXI, APB, AHB etc.
  • Programming in scripting languages like Python, TCL and Perl.
  • Excellent communication skills.
  • Good problem-solving skills and analytical ability.
  • Familiarity with EDA tools for simulation, debugging, coverage analysis, CDC, LINT etc.

ACADEMIC CREDENTIALS :

Bachelors or Masters degree in Computer Engineering / Electrical Engineering.

LOCATION : San Jose, CA

LI-DW1

LI-HYBRID

At AMD, your base pay is one part of your total rewards package. Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position.

You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMD's Employee Stock Purchase Plan.

You'll also be eligible for competitive benefits described in more detail here.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and / or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.

We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

J-18808-Ljbffr

3 days ago
Related jobs
Promoted
Esperanto.ai
Mountain View, California

Like the look of this opportunity Make sure to apply fast, as a high volume of applications is expected Scroll down to read the complete job description. Create verification content including testplans, test bench components, directed and constrained random tests, and functional coverage. Execute te...

Promoted
https:/www.energyjobline.com/sitemap.xml
Santa Clara, California

We are looking for an adaptive, self-motivated design verification engineer to join our growing team. Develop and execute on verification test plans at various levels of design hierarchy including unit and full-chip environments. The Verification Engineering team furthers and encourages continuous t...

Promoted
Apple Inc.
Santa Clara, California

As a CPU Verification Engineer owning the verification of a certain area of functionality in a CPU design, you will have the responsibilities as follows:• Work closely with architecture and RTL designers on verifying the functionality correctness of the design• Develop and lead test plan and test en...

Promoted
Cisco Systems, Inc.
San Jose, California

You will engage in dynamic collaboration with verification engineers, designers, and cross-functional teams, working together to ensure the successful verification of the ASIC throughout its lifecycle. You will contribute to developing Cisco’s revolutionary data center solutions by designing industr...

Promoted
Western Digital Capital
Milpitas, California

Business Function: Systems Design Verification Engineering. Review NVMe SSD validation requirements from customer/architecture specs and influence future WD product design for debug and test. Monitor regression and qualification test cycles, perform first level FA and triage of failures, prepare and...

VeeAR Projects Inc.
CA, United States

Title: CPU Design Verification Engineer. Handling schedules and supporting multi-functional engineering effort Assisting in verification flows, automation scripts and regressions. Work closely with architecture and RTL designers on verifying the functionality correctness of the design. Write asserti...

TechEra Global Inc
Cupertino, California

Design Verification Engineer</p> <p>Location: Cupertino, CA (Onsite)</p> <p> </p> <p><span style="font-size:11pt"><span style="font-family:Calibri,sans-serif"><b><span lang="EN-US" style="background...

NVIDIA
Santa Clara, California

The NVIDIA System-On-Chip (SOC) group is looking for a top ASIC Engineer with a curiosity about SOC design automation, RTL integration, chip build and assembly, and padring design and verification. Experience in RTL design (Verilog), verification (UVM, System Verilog), System-On-Chip design/integrat...

Microsoft
Mountain View, California

OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience or internship experienceOR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical...

CADENCE US
San Jose, California

The Cadence IP team develops industry leading IPs that enable customers in a variety of markets - from the endpoint to the edge to the cloud. At Cadence we’re helping set the standard on IP products that get integrated in SoCs that power the world’s Data Centers, Automobiles, Cloud and Wireless Syst...