Description
The Cadence IP team develops industry leading IPs that enable customers in a variety of markets - from the endpoint to the edge to the cloud.
At Cadence we’re helping set the standard on IP products that get integrated in SoCs that power the world’s Data Centers, Automobiles, Cloud and Wireless Systems.
We offer amazing opportunities to grow in your career.
We are growing our Memory IP presales team and we are looking for smart, energetic, collaborative and creative people to help us lead the industry with our IP products.
At Cadence, we believe in embracing diverse ideas and striving for excellence in all that we do. Do you want to make a difference and be challenged?
Join the High-Performance Culture at Cadence.
As a Technical Presales Engineer, you will support the technical presales of DDR IP by generating collateral through simulations, synthesis and publications.
As you grow into more senior roles, you will use your knowledge of different memory interface standards to architect memory solutions for customers using Cadence DDR IP.
This role offers the benefit of both technical growth and business skill development. You will be part of the Technical Field Organization helping educate customers and providing solutions using our DDR IP portfolio.
Our memory PHY and controller IPs are used in data centers, mobile devices, automobiles and consumer devices.
Responsibilities include :
- Technical presales of Memory IP
- Gain expertise in memory controller and PHY IPs and DDR protocols
- Work closely with IP Sales staff, marketing and R&D teams to win opportunities
- Run Verilog simulations to enable IP benchmarking
- Run RTL synthesis for area and timing analysis
- Present IP demos to customers
- Travel to customer sites may be required occasionally
Qualifications :
- BS / MS in EE, CE or related majors
- Knowledge of Computer Architecture and Electronics circuits
- Knowledge of Verilog HDL
- Experience with simulation and synthesis tools
- Excellent presentation skills and verbal / written communication skills is a must
Nice to have :
- Familiarity with one or more DRAM protocols DDR4 / 5, LPDDR4 / 5 / 5X, HBM2 / 3, GDDR6
- Perl / Python Scripts
- Experience on memory subsystem verification and / or performance analysis
- Strong knowledge of ASIC flow, RTL design in Verilog, System Verilog and FPGA design
- Knowledge of AXI, DFI protocols
- Working knowledge of memory controller and memory PHY
We’re doing work that matters. Help us solve what others can’t.
Senior Mechanical Design Engineer
Key Responsibilities:Design reactor structures and components from requirements through final designCoordinate inputs and requirements from Engineering and Project teams for design solutionsInterface with junior engineers and subcontractors, providing direction and mentoringRequired Qualifications a...
Senior RFIC Design Engineer
Our wireless organization is responsible for all aspects of wireless silicon development that transform the user experience at the product level, all of which is driven by a best-in-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture ...
Senior Physical Design Engineer
Experience in power delivery, power grid design and signoff. Understanding of RTL2GDS flow and design tape outs in 16nm/14nm or below process technologies. Experience with low power implementation, power gating, multiple voltage rails, UPF/CPF knowledge. ...
Senior Physical Design Engineer
Senior Physical Design Engineer. Implementation: Synthesis, CDC (clock domain crossing) concepts and analysis, Industry standard tools like Design compiler/Genus, ICC2/Fusion Compiler/Innovus, Familiarity with netlist verification – CLP (low power checks), design checks, linting checks etc. Expert i...
ASIC Physical Design Engineer, Proto (Staff, Senior, Principal)
As a senior ASIC Physical Design Engineer, you will work closely with other digital designers and mixed signal designers to develop the next generation of mining ASIC. ASIC Physical Design Engineer, Proto (Staff, Senior, Principal). Improve capacity and scalability of our full chip design flows. Dev...
Senior Engineer IC Design
Participate in design reviews, and create necessary owned design related documents. We offer career opportunities, not short-term assignments, so our employment relationships are built on mutual respect and trust. Transistor Level (CMOS & SiGe) circuit design and simulation. Design, create and own p...
Senior Radio Frequency Design Engineer
Senior Radio Frequency Design Engineer - Power. As an RF Power Design Engineer, you’ll be an integral part of our Module Design Team. Senior Radio Frequency Design Engineer,. Bachelor’s degree in Electrical Engineering, Engineering Physics, or equivalent. ...
ASIC Physical Design Engineer, Proto (Staff, Senior, Principal)
As a senior ASIC Physical Design Engineer, you will work closely with other digital designers and mixed signal designers to develop the next generation of mining ASIC, focusing on block level physical implementation, timing, integration, and physical verification. ASIC Physical Design Engineer, Prot...
Senior Mechanical Design Engineer.
Our devices are designed to be universally adaptable across service providers and web-scale markets, designed for fixed and modular platforms. Collaborate with thermal engineers to design and implement cooling solutions. Bachelor’s degree in Mechanical Engineering or equivalent and 7+ years of exper...
Senior DRAM Module Design Engineer
SMART is seeking a Senior DRAM Hardware Design Engineer responsible for the development of DIMM and custom memory module designs for leading-edge, high-performance server and embedded applications. Perform Hardware Design Engineering activities such as writing design specifications, schematic captur...