Position Title : Design Verification Engineer (GPU Subsystems)
Department : Technical
Location : Austin, Texas Metropolitan Area
Position Type : Extendable contact for 12 month
Role type : W2, C2C and 1099
Description : As a Design Verification Engineer, you will play a pivotal role in ensuring the functional verification of GPU Subsystems, including Shader, Texture, and Memory Systems.
This role involves triaging regression failures, debugging functional errors in RTL models, and maintaining efficient regression status.
You will contribute to the development of Scalable SystemVerilog / UVM test benches and collaborate closely with Architects and RTL designers to ensure comprehensive verification coverage.
Responsibilities :
- Triage regression failures and implement necessary testbench updates.
- Debug functional errors in RTL models using simulation and debug tools.
- Maintain efficient and clean regression status.
- Develop Scalable SystemVerilog / UVM testbenches for unit and / or Cluster level verification.
- Review Architecture and Micro-Architecture specifications.
- Work closely with Architects and RTL designers.
- Define, maintain, and execute unit and / or Cluster level verification test plans.
- Generate and execute test cases on logic simulation models.
- Code Functional coverage models and System Verilog assertions.
- Drive Functional Coverage and Code coverage to closure.
- Integrate C++ reference models into Scoreboards.
Requirements :
- 5-15 years of industry experience in a design verification role.
- Proficiency in System Verilog / UVM / OVM, OOP / C++.
- Knowledge of GPU, and experience with Shader, Texture, or Memory Systems a plus.
- Experience with code coverage and functional coverage-driven verification methodology.
- Experience in creating, running, and debugging SystemVerilog / UVM constraint-random Testbenches.
- Excellent working knowledge of scripting languages such as Python or Perl.
- Understanding of micro-architecture, logic design, FSMs, and arithmetic datapath pipelines.
- Strong functional verification experience including Test planning, Testbench Architecture, and Test / Coverage Model / Assertion Development.
- Strong debugging skills.
- Strong programming skills with a good understanding of algorithms and data structures.
- Good verbal and written communication skills.
Additional Requirements :
- Familiarity with current state-of-the-art testbench development such as UVM methodology.
- Experience in design verification with UVM and SystemVerilog is a MUST.
- Hybrid onsite presence is required 3 times per week.
Intrested candidates can directly call me @ 4083618408
Cellular SOC Design Verification Engineer - Entry Level
As a Design Verification Engineer on our team, you'll be at the center of the verification effort within our silicon design group responsible for crafting and productizing state-of-the-art Cellular SoCs! You will have the opportunity to contribute to the verification effort of a set of complex SOCs ...
Staff Design Verification Engineer
From block and chip-level ASIC verification to formal verification, test-bench development, HW emulation, HW acceleration, and SW driven verification. As a Staff Design Verification Engineer, you will play a pivotal role in ensuring the functionality and performance of our custom mixed-signal ASICs....
Design Verification Engineer - Emulation
You will collaborate with architecture, design, verification, and software/firmware teams to develop emulation models and capabilities for various use cases such as functional verification, performance testing, software/firmware bring-up, running realistic workloads, power estimation, hybrid-simulat...
Graphics Design Verification Engineer_
Graphics Design Verification EngineerAustin,Texas,United StatesHardwareDo you love creating elegant solutions to highly complex challenges? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (...
Design Verification Engineer
As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Develop Scalable SystemVerilog/UVM testbenches for unit level and/or Cluster level verification. Closely work with Architects and RTL designers. Define,...
Sr. Design Verification Engineer
Experienced in latest DV methodologies: Formal Verification, System Verilog and UVM, Assembly/C-based Verification, Mixed-signal IP Verification, AMS …. BS or MS degree in Computer Engineering or Electrical/Electronic Engineering. Years of experience in Design Verification (DV) of Complex IP, CPU Sy...
Sr Design Verification Engineer
As a Senior Design Verification Engineeryou will play a critical role in verifying the functionality andperformance of our mixedsignal ASICs. MS or PhDin Electrical Engineering or ComputerEngineering. Collaborate with a team of passionate skilledengineers who are experts in theirfield. Developand im...
Senior Design Verification Engineer - Memory Subsystem Verification, C++, System Verilog
Are you looking to take on and tackle advanced engineering challenges? We are looking for open minded, flexible, innovative, and creative Engineers looking to join a new team to develop an end to end verification solution from IP/subsystem verification through advanced technics, including BIOS verif...
Senior Design Verification Engineer
Be a key technical contributor in a team of design verification engineers focused on pre-silicon verification of custom charge controller IP & IC. Senior Design Verification Engineer. IP/IC-level Design Verification. Define verification test plans and create testbench architectures. ...
Principal Design Verification Engineer - PCIe
Our group is seeking dedicated verification engineers to deploy and implement next generation PCIe designs and components. Are you ready for a new and exciting challenge? If you are a self-motivated verification engineer with experience PCIe and looking to make a difference in an innovative and incl...