Principal SOC/ASIC Physical Design Engineer (Silicon Engineering)

SpaceX
Sunnyvale, CA, United States
Full-time
We are sorry. The job offer you are looking for is no longer available.

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not.

Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.

PRINCIPAL SOC / ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)

At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system.

Starlink is the world's largest satellite constellation and is providing fast, reliable internet to millions of users worldwide.

We design, build, test, and operate all parts of the system - thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together.

We've only begun to scratch the surface of Starlink's potential global impact and are looking for best-in-class engineers to help maximize Starlink's utility for communities and businesses around the globe.

We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation).

In this role, you will be developing cutting-edge next-generation silicon for deployment in space and ground infrastructures around the globe.

These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.

RESPONSIBILITIES :

  • Perform partition synthesis and physical implementation steps (e.g. synthesis, floorplanning, power / ground grid generation, place and route, timing, noise, physical verification, electromigration, voltage drop, logic equivalency and other signoff checks)
  • Develop / improve physical design methodologies and automation scripts for various implementation steps
  • Closely collaborate with the ASIC design team to drive architectural feasibility studies, develop timing, power and area design targets, and explore RTL / design tradeoffs
  • Resolve design / timing / congestion and flow issues, identify potential solutions and drive execution
  • Run, debug, and fix signoff closure issues in static timing analysis (STA), noise, logic equivalency, physical verification, electromigration and voltage drop

BASIC QUALIFICATIONS :

  • Bachelor's degree in electrical engineering, computer engineering or computer science
  • 10+ years of ASIC and / or physical design flow development experience

PREFERRED SKILLS AND EXPERIENCE :

  • Strong experience in ASIC / SOC RTL2GDSII physical design and signoff flows
  • Strong experience with industry standard EDA tools including understanding of their capabilities and underlying algorithms
  • Strong knowledge of deep sub-micron FinFET and CMOS solid state physics
  • Strong knowledge of CMOS digital design principles, basic standard cells their functionality, standard cell libraries
  • Deep understanding of CMOS power dissipation in deep submicron processes leakage / dynamic
  • Familiar with CMOS analog circuit and physical design
  • Knowledge of DFT / Scan / MBIST / LBIST and understanding of their impact on physical design flows
  • Good scripting skills (csh / bash, Perl, Python, TCL, Makefile etc.)
  • Self-driven individual with a can-do attitude, willing to learn, and an ability to work in a dynamic group environment

ADDITIONAL REQUIREMENTS :

Must be willing to work extended hours and weekends as needed

COMPENSATION AND BENEFITS :

Pay range :

Physical Design Engineer / Principal : $210,000.00 - $280,000.00 / per year

Your actual level and base salary will be determined on a case-by-case basis and may vary based on the following considerations : job-related knowledge and skills, education, and experience.

Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long-term incentives, in the form of company stock, stock options, or long-term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan.

You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short & long-term disability insurance, life insurance, paid parental leave, and various other discounts and perks.

You may also accrue 3 weeks of paid vacation & will be eligible for 10 or more paid holidays per year. Exempt employees are eligible for 5 days of sick leave per year.

ITAR REQUIREMENTS :

  • To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C.
  • 1157, or (iv) Asylee under 8 U.S.C.
  • 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here .

SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin / ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.

Applicants wishing to view a copy of SpaceX's Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application / interview process should notify the Human Resources Department at (310) 363-6000.

3 days ago
Related jobs
Promoted
Synopsys
Mountain View, California

Experience in a similar role, working with sales, marketing, engineering, and customers, for Semiconductor IP, EDA, ASIC or SoC design/verification services. Synopsys IP portfolio? If so, this role is perfect for someone who has ASIC/SoC design experience and great interpersonal skills and is commit...

Promoted
Acceler8 Talent
CA, United States

Proven experience in guiding physical design from RTL to silicon for subsystems and/or top-level functions in ASICs and SOCs. Drive their silicon and physical design methodology, ensuring scalability across various design levels. They are actively looking for a Physical Design Engineer. Collaborate ...

Promoted
Tarana Wireless
Milpitas, California

Tarana Wireless is seeking to hire verification engineers to verify the world’s most powerful SoCs for broadband wireless access that will connect the world wirelessly with fiber-class speed, on both Line of Sight and Non Line of Sight connections. Work with system architects, RTL designers, F...

Broadcom Inc.
San Jose, California

This ASIC/mixed signal design engineer will be responsible for the design, verification and support of complex IP used in the development of Broadcom’s ASIC products. The engineer will work closely with the other design, verification, modeling and physical design engineers. This position is for an A...

SK HYNIX INC
San Jose, California

In the rapidly growing NAND Flash space amid the era of big data, this is an exciting time to be at SK hynix NAND America - come join our NAND Design Team as a Principal/Senior Principal Engineer and work on one of the most advanced 3D NAND technology portfolios in the world. Principal Engineer - Co...

Ampere
Santa Clara, California

We are looking for an experienced Power and Signal Integrity (PI/SI) Design Engineer to join a small but growing Processor Design group, advancing the art of high performance CPU circuit design. In this role as a senior PI/SI design engineer, you will be in a design lead role responsible for perform...

NVIDIA
Santa Clara, California

Developing physical design methodologies for implementation of graphics processors and SOCs. Minimum 5 years experience in Physical Design Engineering. Strong background with hierarchical design approach, top-down design, budgeting, timing and physical convergence. Key responsibility includes develo...

Control Risks
San Jose, California
Remote

Attend meetings with project design teams with the purpose of coordinating protective design and physical security requirements, reviewing on-going project progress, and providing guidance on the implementation of standards, as needed. Work with internal and external partners and consultants to ensu...

Apple
Santa Clara, California

Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You will...

Infinera
San Jose, California

Title: Staff ASIC Design Engineer. Solid ASIC design (micro-architecture/implementation) and debugging skills. Good knowledge of ASIC design flow/tools, with backend knowledge being a great asset. Control subsystem development in large mixed signal ASICs. ...