Position Summary
Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy the endless pursuit of excellence will create a better world for all.
At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we are building a center of excellence for Intellectual Property (IP) that is applied to high-performance computing devices (mobile, automotive, and other custom market segments) consumed by millions of people around the world. Come build with us!
Role and Responsibilities
As a Design Verification Engineer you will contribute to the functional verification of GPU Shader Subsystem. Other responsibilities will include :
- Work with architects and designers to build verification environments and test plans
- Craft functional verification coverage strategy to ensure complete test suite implementation
- Develop assertions and checks to minimize bug isolation time and produce meaningful failing signatures
- Analyze failing tests to root cause, working alongside RTL and reference modeling teams
- Provide input on Architectural and Micro-Architectural specifications for testability and accuracy
- Examine code coverage results to identify exclusions and improve stimulus
- Take ownership of key milestone closure by meeting development phase pass rates, coverage quality, and other quality metrics
Skills and Qualifications
- BS Computer Engineering, BSEE, or comparable and 6 + years industry experience in a design verification role or Master’s Degree plus 4 years experience or PhD plus 2 years experience
- Proficient in System Verilog / UVM / OVM, and OOP / C++
- Deep understanding of constrained randomization and the development of efficient test suites
- Experience with code coverage and functional coverage driven verification methodology.
- Experience in creating, running and debugging of SystemVerilog / UVM constraint-random testbench.
- Working knowledge of scripting languages such as Python or Perl
- Understanding of micro-architecture, logic design, FSMs, arithmetic data path pipelines
Pay Transparency
At Samsung SARC / ACL, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role.
The base pay range for this role is between $144,345.00 and $257,336.00. Your actual base pay will depend on variables that may include your education, skills, qualifications, experience, and work location.
Samsung employees have access to benefits including : medical, dental, vision, life insurance, 401(k), free onsite lunch, employee purchase program, tuition assistance (after 6 months), paid time off, student loan program, wellness incentives, and many more.
In addition, regular full-time employees (salaried or hourly) are eligible for MBO bonus compensation, based on company, division, and individual performance.
Additionally, this role might be eligible to participate in long term incentive plan and relocation.
U.S. Export Control
This position requires the ability to access information subject to U.S. export control restrictions. Applicants must have the ability to access export-controlled information or be eligible to receive a government authorization to access export-controlled information.
Trade Secrets
By submitting an application, you applicant agree s not to disclose to Samsung, or induce Samsung to use, any confidential or proprietary information (including trade secrets) belonging to any current or previous employer or other person or entity.
SARC #ACL #Hybrid
Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country / Language at the bottom of the page.
If you are European Economic Resident, please click here.
- Samsung Electronics America, Inc. and its subsidiaries are committed to employing a diverse workforce, and provide Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.
Wireless Design Verification Engineer
You'll also work closely with the design teams to review specifications and architecture, extract features, define verification plan & coverage model. Apple's growing wireless silicon development team is developing the next generation of wireless silicon! In this role, you'll be responsible for ASIC...
Sr. Design Verification Engineer (Silicon Engineering)
DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING). We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). Design Verifica...
IP Design Verification Engineer
About the team:This team is at the forefront of technological innovation, specializing in the design, development, and production of CPUs for ByteDance data center servers. Leveraging a team of highly skilled engineers, researchers, and experts, the unit focuses on creating high-performance, energy-...
Design Verification Engineer
Develop and execute test-plans for verifying correctness and performance of the design. Closely work with logic designers of the block being verified for test plan development, execution, debug, coverage closure and gate level simulations. ...
Design Verification Engineer
Job Title: Design Verification Engineer. Develop Scalable System Verilog/UVM testbenches for unit level and/or Cluster level verification. Closely work with Architects and RTL designers. Define, maintain and execute unit level and/or Cluster level verification test plans. ...
Principal Design Verification Engineer
Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios. We are looking for a Principal Design Verification Engineer to work in the dynamic Microsoft Artificial Intelligence Silicon Engineering (AISiE) team. The AI...
Design Verification Engineers (SoC-5, PCIe-5)
Job Title: Design Verification Engineers. Role: Design Verification Engineers (SoC-5, PCIe-5). Debug RTL and Gate simulations and work with design engineers to verify fixes. Convert verification tests to test patterns and assist Test Engineers on ATE vector bringup. ...
Design verification Engineer
Pay range offered to a successful candidate will be based on several factors, including the candidate's education, work experience, work location, specific job duties, certifications, etc.Benefits: Innova Solutions offers benefits( based on eligibility) that include the following: Medical & pharmacy...
GPU FE Design Integration Engineer
Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient GPU! You’ll ensure Apple products and services can seamlessly and expertly handle the tasks that make them bel...
Design Verification Engineer
Work and liaison with other Design Verification teams within our customer sites to identify holes in the design verification flow and implement corrective action. Key knowledge should include such topics as: IP validation, Gate level verification, FPGA Validation, Emulation, Silicon Validation, Refe...