Search jobs > Santa Clara, CA > Verification engineer

Formal Verification Engineer

CV Library
Santa Clara, California, US
Full-time

Overview :

You could be just the right applicant for this job Read all associated information and make sure to apply.

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-computing experiences the building blocks for the data center, artificial intelligence, PCs, gaming and embedded.

Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges.

We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance.

Responsibilities : THE ROLE :

THE ROLE :

AMD is looking for a Formal Verification Engineer leader passionate about driving the cutting-edge formal verification techniques for AMD’s next graphics IP design.

The ideal candidate will have proven experience in driving cutting-edge formal verification methodology to achieve industry-leading verification quality and productivity under tight schedule.

In this role, the candidate will work with architecture team, design team, and central formal verification team to define our formal verification roadmap, strategy, methodology, infrastructure, and expand formal verification adoption through project execution.

The candidate will be the primary point of contact for all GFXIP formal verification practice.

You will be a member of a core team of incredibly talented industry specialists and will work with the latest and rapidly evolving graphics IP design.

THE PERSON :

The ideal candidate should have demonstrated rich experience in formal verification techniques for complicated modern processors (CPU, GPU, AI processor, etc.

and must possess leadership skills to influence and drive the whole formal verification team in GFXIP. Able to communicate effectively and work optimally with different teams across the organization.

KEY RESPONSIBILITIES :

  • Define long-term strategy for formal verification expansion and steer the technical roadmap.
  • Develop cutting-edge formal verification methodology to cover the whole graphics design, including both datapath and control logic.

Scale formal verification to big and critical design for bug-free quality. Expand formal verification adoption to the whole IP development life cycle.

Resolve challenging convergence issues through world-class formal verification techniques like induction, reduction, abstraction, etc.

  • Define and drive the best-in-class formal verification infrastructure to improve formal verification productivity. Enable more verification engineers to adopt this advanced verification technology without deep formal verification knowledge.
  • Lead the research group for emerging formal verification domains like security, safety, low power, architect level formal verification, etc.

Explore the feasibility of formalizing ISA and memory model for GFXIP design.

Stay informed of latest trends and innovations in formal verification. Develop technical relationship with broader AMD Design community and peers.

Drive cross-department innovation and collaboration inside AMD.

EXPERIENCE :

  • In-depth knowledge in formal verification algorithms, engines, and use cases.
  • Proven expertise in system Verilog assertion and abstract model development.
  • Expert user of formal verification tools from both academy and EDA vendors (JasperGold, VC formal, Murphi, theorem prover).
  • Proven track record of delivering high-quality verification under tight schedule for modern, large scale processor design like CPU, GPU, or AI processor.

Comprehensive knowledge of computer architecture and graphics pipeline.

Proven expertise in developing formal verification infrastructure for FPV, DPV, SEV, and other use cases is strongly preferred.

ACADEMIC CREDENTIALS :

Undergrad degree required. Master or PhD degree in Computer Science / Computer Engineering / Electrical Engineering.

Qualifications :

At AMD, your base pay is one part of your total rewards package. Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position.

You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMD’s Employee Stock Purchase Plan.

You’ll also be eligible for competitive benefits described in more detail.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to race, ancestry, marital status, medical condition, mental or physical disability, sex, gender identity, political and / or third-party affiliation, sexual orientation, military or veteran status, or any other characteristic protected by law.

We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

J-18808-Ljbffr

17 days ago
Related jobs
Promoted
Apple Inc.
Santa Clara, California

As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP’s (CPU, Cellular and Connectivity IP, Audio and Image Processing IP, Neural Networks IP, Memory/DMA Controller, Security IP, Peripheral IP, Interconnects, Power management subsystem...

Promoted
CV Library
Santa Clara, California

In this role, the candidate will work with architecture team, design team, and central formal verification team to define our formal verification roadmap, strategy, methodology, infrastructure, and expand formal verification adoption through project execution. AMD is looking for a Formal Verificatio...

Promoted
Chelsea Search Group, Inc.
San Jose, California
Remote

Senior Formal Verification Engineer. Good understanding of formal verification technologies/abstraction techniques. Experience with Cadence Formal Verification tools such as JasperGold. Knowledge of SoC/CPU/GPU designs, VLSI, and digital logic design and verification techniques. ...

NVIDIA
Santa Clara, California

As a Formal Verification Engineer at NVIDIA, you will verify the design and implementation of the industry's leading GPUs. In this position, your responsibilities will be to verify the micro-architecture using formal verification tools, define the verification scope, and ensure design correctness. Y...

Ursus
Mountain View, California

Formal Method or Formal Verification technologies and abstraction techniques experience is a plus. Silicon Logic Formal Verification. Working with RTL design engineers on identifying the microarchitecture features for formal micro-architecture specification. Developing a comprehensive formal verific...

NVIDIA
Santa Clara, California

You will collaborate with a team of highly skilled engineers to develop and implement formal verification methodologies using formal verification tools, define the verification scope, and ensure design correctness. NVIDIA is looking for Formal Verification Engineer to help verify the design and impl...

Siemens Industry Software Inc.
Fremont, California

The Product focused AE forFormal Verification will drive and grow Formal Verification business across theAmericas accounts. BSEE or equivalent,10+ years of experience in semiconductor design, verification, and formalverification. As a Product focused AE, you will be working with the ATM(Account Tech...

Chelsea Search Group
San Jose, California
Remote

Senior Formal Verification Engineer. Good understanding of formal verification technologies/abstraction techniques. Experience with Cadence Formal Verification tools such as JasperGold. FormalVerification #UVM #JasperGold #SystemVerilog. ...

Promoted
DAC Search Inc
CA, United States

Design Verification engineer with a strong background in building testbenches and writing test sequences for complex IPs. My client can be described as "Developing Foundational Technologies for Chiplet Based Semiconductor Design". Work with design teams test plans, failure debug, coverage etc. ...

Promoted
PRI Global
CA, United States

Implied: Candidate will have hands on Experience with executable test plans and Coverage Driven verification. Hands on experience with SV (SystemVerilog) and UVM (Universal Verification Methodology). Experience in formal property verification of complex compute blocks like DSP, CPU or HW accelerator...