Summary :
At Apple, we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet?
Do you like changing the game? We have an opportunity for an ambitious and exceptionally talented design verification engineer.
As a member of our dynamic group, you will have the unique and rewarding opportunity to shape upcoming products that will delight and inspire millions of Apple’s customers every day.
We are looking for a Design Verification Engineer who will enable bug-free first silicon for IP designs. The responsibilities include all phases of pre-silicon verification including, establishing design verification methodology, and test-plan development.
Additional responsibilities will include verification environment development, such as stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.
Key Qualifications :
Deep knowledge of SystemVerilog test-bench language and UVM Experience developing scalable and portable test-benches.Experience with verification methodologies and tools such as simulators, waveform viewers, build and run automation, coverage collection, gate level simulations.
Experience with serial protocols such as PCIe or USB Experience with mixed signal verification methodology for IPs such as PHYs, PLLs etc.
In lieu of UVM knowledge, C / C++ level knowledge.Deep knowledge of one of the scripting languages : Python, Perl, TCL. Deep knowledge of formal verification methodology.
Description :
In this role, you will be responsible for ensuring a bug-free first silicon for part of the SoC / IP and are encouraged to : Develop detailed test and coverage plans based on the micro-architecture.
Develop verification methodology suitable for the IP, ensuring a scalable and portable environment. Develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage.
Develop verification plans for all features under your care. Implement verification plans, including design bring-up, Design Verification environment bring-up, regression enabling for all features under your care, de-bug of the test failures.
Develop block, IP and SoC level test-benches Track and report Design Verification progress using a variety of metrics, including bugs and coverage.
Develop mixed-signal simulation environment, and work closely with analog team to ensure overall bug-free mixed-signal design.
Additional Requirements :
Digital Design Verification Engineer
A company is looking for a Staff Digital Design Verification Engineer. ...
Design Verification Engineer
We are looking for a Design Verification Engineer who will enable bug-free first silicon for IP designs. Implement verification plans, including design bring-up, Design Verification environment bring-up, regression enabling for all features under your care, de-bug of the test failures. Do you love w...
Design Verification Engineer
We are looking for a Design Verification Engineer who will enable bug-free first silicon for IP designs. Implement verification plans, including design bring-up, Design Verification environment bring-up, regression enabling for all features under your care, and debug of the test failures. Do you lov...
Design Verification Engineer
Our work ranges from rescuing projects struggling with verification, through sophisticated verification IP development, to complete methodology engineering. Key Qualifications BSc/MSc in Electronic Engineering, Computer Engineering, or Computer Science. Verification planning: Requirements capture an...
Senior Design Verification Engineer - Memory Subsystems Verification
THE PERSON: Are you looking to take on and tackle advanced engineering challenges? We are looking for open minded, flexible, innovative, and creative Engineers looking to join a new team to develop an end to end verification solution from IP/subsystem verification through advanced technics, includin...
Design Verification Engineer
We are looking for a Design Verification Engineer who will enable bug-free first silicon for IP designs. Implement verification plans, including design bring-up, Design Verification environment bring-up, regression enabling for all features under your care, de-bug of the test failures. Do you love w...
FPGA Design and Verification Engineer
Keywords: FPGA, field-programable gate array, FPGA design and verification, field-programable gate array verification, Xilinx Vivado, Altera Quartus, Nexus SmartNICs, FPGA design, FPGA verification. The FPGA Design and Verification Engineer will be responsible for designing, implementing, and verify...
Design Verification Engineer
We are looking for a Design Verification Engineer who will enable bug-free first silicon for IP designs. Implement verification plans, including design bring-up, Design Verification environment bring-up, regression enabling for all features under your care, de-bug of the test failures. Do you love w...
Principal Physical Design Engineer (PNR/Physical Verification/STA/EMIR)
Principal Physical Design Engineer (PNR/Physical Verification/STA/EMIR). Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff,...
FPGA Design and Verification Engineer
The FPGA Design and Verification Engineer will be responsible for designing, implementing, and verifying FPGA-based solutions for hardware products. FPGA Design and Verification Engineer. Responsibilities for the FPGA Design and Verification Engineer:. Qualifications for the FPGA Design and Verifica...