Job Description
The selected candidate will be responsible for ASIC & FPGA development on a production or research program. The candidate will have experience in developing, testing, and integrating FPGA platforms, experience with COTS based control platforms and embedded processors on FPGA platforms.
The candidate will help develop more affordable ways to automate and develop scripts to improve FPGA development efforts.
The candidate will work across disciplines with Software Engineers and other ASIC / FPGA engineers to create leading edge products for future business growth.
The selected candidate will provide support and technical direction to junior engineers. This position will include contribution to design, simulation, integration & test of FPGA components and products.
Required Experience :
Experience with Xilinx / AMD FPGAs
Experience with Vivado
Desired Experience :
Experience with Opal Kelly
Experience with the SpaceWire interface protoco
Position is for an ASIC / FPGA Engineer and will be responsible for ASIC & FPGA development on a R&D program
Senior Staff Design Verification Engineer
A company is looking for a Senior Staff Design Verification Engineer to join their team. ...
Silicon Design Verification Engineer
An experienced SoC Design Verification Engineer able to provide design verification services for multi CPU/DSP SoC. Experience with advanced verification techniques such as different booting verification, end-to-end verification; multiple CPUs verification as part of the IP is desirable. We have 100...
SLD Electrical Power Systems - FPGA Verification Engineer III - Lunar Permanence
Understand design requirements and specifications in coordination with systems engineering, hardware engineering, software engineering and subsystem owners. As an FPGA Verification Engineer working on avionics systems, you will need to possess a range of skills and experience to ensure the safe and ...
Engineering - FPGA Design/Verification Engineer
Job Description: The selected candidate will be responsible for FPGA verification using the UVM methodology and following the Space processes. Devise a unique verification plan for a given design. Use SystemVerilog and Universal Verification Methodology (UVM) to verify a design in a Linux-based high...
FPGA Design/Verification Engineer
FPGA Design/Verification Engineer. The selected candidate will be responsible for FPGA verification using the UVM methodology and following the company processes. Devise a unique verification plan for a given design. Use SystemVerilog and Universal Verification Methodology (UVM) to verify a design i...
FPGA Design/Verification Engineer
Devise a unique verification plan for a given design. Use SystemVerilog and Universal Verification Methodology (UVM) to verify a design in a Linux-based high-performance computing environment. Work with an independent design team to document and resolve bugs found in the design. Support all aspects ...
FPGA Verification Engineer - UVM
Job Title: FPGA Verification Engineer - UVM. The Simulation Verification phase includes design, development, and delivery of the following:. Evaluate current VCRM for Simulation verification and update the VCRM based on baselined FPGA requirements. Evaluate current FW test methods for verification a...
FPGA Verification Engineer - Secret Clearance (Remote)
The selected candidate will be responsible for FPGA verification using the UVM methodology. Devise a unique verification plan for a given design. Use SystemVerilog and Universal Verification Methodology (UVM) to verify a design in a Linux-based high-performance computing environment. Work with an in...
SLD Electrical Power Systems - FPGA Verification Engineer III - Lunar Permanence
Understand design requirements and specifications in coordination with systems engineering, hardware engineering, software engineering and subsystem owners. As an FPGA Verification Engineer working on avionics systems, you will need to possess a range of skills and experience to ensure the safe and ...
FPGA Verification Engineer - Remote (Secret)
The selected candidate will be responsible for FPGA verification using the UVM methodology and following the *** Space processes. Devise a unique verification plan for a given design. Use SystemVerilog and Universal Verification Methodology (UVM) to verify a design in a Linux-based high-performance ...