Search jobs > Santa Clara, CA > Physical design engineer

CPU Physical Design Engineer

Apple
Santa Clara
Full-time

Summary :

Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly.

Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here.

The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it.

Join us to help deliver groundbreaking Apple products!Apple’s Silicon Engineering Group (SEG) is hiring hardworking engineers for CPU block-level physical design.

Key Qualifications :

Minimum BS and 3+ years of relevant industry experienceSolid electrical engineering fundamentals in digital circuits, timing / power concepts, and basics of logic designExperienced in using industry standard logic Synthesis, PnR, STA and Power analysis tools along with floor-planing, pin-placement and timing budgeting knowledge Familiar with programming and scripting (Perl, TCL) with strong fundamentalsAbility to work well in a team, self-motivated and excellent communication skills

Description :

As a CPU Physical Design Engineer you will drive or participate in the following : - Drive RTL-to-GDS design convergence through logic synthesis and place-and-route tools targeting ambitious PPA goals - Will be responsible for block-level physical design delivery along with closure of backend flows, electrical requirements and improving silicon yield - Will work closely with internal CAD and PD methodology teams on industry standard synthesis / PNR tool features and optimizations and their adoption in CPU design - Will work with x-functional top-level teams on the aspects of CPU floorplan, timing, power, reliability, and testability - Will work closely with custom IP teams to define and co-optimize memory macros, library standard cells to improve design PPA

Additional Requirements :

8 hours ago
Related jobs
Promoted
Apple
Santa Clara, California

As a CPU Verification Engineer owning the verification of a certain area of functionality in a CPU design, you will have the responsibilities as follows: * Work closely with architecture and RTL designers on verifying the functionality correctness of the design * Develop and lead test plan and test ...

Promoted
Prodapt ASIC services (Formerly Innovative Logic)
Sunnyvale, California

Prodapt is looking for a Senior Physical Design Engineer who has extensive experience in the RTL2GDSII flows for complex SoCs using the latest Synopsys/Cadence tools and nodes such as 5/3nm. Handle all the Physical design tasks (Floorplanning, Placement, Clocktree synthesis, Routing and Timing closu...

Promoted
Apple
Cupertino, California

As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a forward-thinking and un...

Apple
Santa Clara, California

BS and 3+ years of relevant industry experience Experience with physical design, integration, and verification (PDV) experience on large processor and/or SoC designs Knowledge of industrial standards and practices in physical design, including floorplanning, partitioning, budgeting, place and route ...

Promoted
Apple
Sunnyvale, California

In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SOC using state of the art process technology. Work with the Physical Design team, highlighting issues and best practices. Work with design tea...

Chelsea Search Group
San Jose, California

Senior Physical Design Engineer. Implementation: Synthesis, CDC (clock domain crossing) concepts and analysis, Industry standard tools like Design compiler/Genus, ICC2/Fusion Compiler/Innovus, Familiarity with netlist verification – CLP (low power checks), design checks, linting checks etc. ...

AMD
Santa Clara, California

This includes automated synthesis and timing driven place and route of RTL blocks for high speed datapath and control logic applications, automated design flows for clock tree synthesis, clock and power gating techniques, buffer/repeater insertion, scan stitching, design optimization for improved ti...

Baidu USA
Sunnyvale, California

Perform CPU development and design integration for CPU subsystem. Micro-architecture and design of RISC based CPU. Master Degree in Electrical Engineering, Computer Science or Computer Engineering. At least 3 years of CPU related Architect/RTL/Verification/Implementation design experience. ...

NVIDIA
Santa Clara, California

Minimum 5 years experience in Physical Design Engineering. Strong background with hierarchical design approach, top-down design, budgeting, timing and physical convergence. Developing physical design methodologies for implementation of graphics processors and SOCs. Key responsibility includes develo...

NVIDIA
Santa Clara, California

We are now looking for a Logic Design Engineer with Physical Design background!. As a member of our core CPU team, you'll be a liaison between Logic design and Physical design teams responsible for achieving timing, area, performance and power goals of the unit. Physical design expertise i...