Search jobs > San Jose, CA > Design verification

SOC / IP Design Verification Engineer

Advanced Micro Devices
San Jose, California, US
Full-time

WHAT YOU DO AT AMD CHANGES EVERYTHING

Make sure to read the full description below, and please apply immediately if you are confident you meet all the requirements.

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences the building blocks for the data center, artificial intelligence, PCs, gaming and embedded.

Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges.

We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance.

THE ROLE :

This is an exciting opportunity to work in the AMD SOC Verification Team as Senior Verification Engineer. The candidate will have an opportunity to work on state-of-the-art verification environment using UVM verification methodology and C.

Besides owning block level test bench, the candidate will have opportunity to work on sub system level verification and participate in silicon bring up.

We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market.

The Verification Engineering team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.

THE PERSON :

You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites / time zones.

You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

We are looking for a dynamic candidate who will have great opportunity to work on the state of the art products with leading verification methodology using UVM.

Take your current verification expertise and apply that to state of the art data center products involving complex protocols like PCIE, CXL, networking etc.

KEY RESPONSIBILITIES :

  • Create block level verification plan, test plans and full chip test plan.
  • Develop block level test bench and tests in UVM methodology including scoreboard.
  • Work on subsystem level verification using UVM and C.
  • Work with designers to get the coverage closure.
  • Port the block level tests to full chip test bench.
  • Integrate VIPs as needed.
  • Work with software, validation and emulation teams as needed.
  • Work on performance verification.
  • Work on other aspects of verification like CDC, gate simulation.
  • Work on power aware verification using UPF.
  • Work on lab bring up and silicon validation.
  • Provide technical support to other teams.

PREFERRED EXPERIENCE :

  • Prior experience in architecting and developing self-checking constrained random verification environment using System Verilog and UVM verification methodology.
  • Execution of test plan, debugging failures, write functional coverage objects and review the code coverage and function coverage with design team.
  • Good understanding of object-oriented programming concepts.
  • Prior experience with PCIE Protocol Gen5 and above.
  • Prior experience in verifying system / sub system level involving multiple blocks.
  • Prior experience with protocols such as AXI, APB, AHB etc.
  • Programming in scripting languages like Python, TCL and Perl.
  • Excellent communication skills.
  • Good problem-solving skills and analytical ability.
  • Familiarity with EDA tools for simulation, debugging, coverage analysis, CDC, LINT etc.

ACADEMIC CREDENTIALS :

Bachelors or Masters degree in Computer Engineering / Electrical Engineering.

LOCATION : San Jose, CA

LI-DW1

LI-HYBRID

At AMD, your base pay is one part of your total rewards package. Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position.

You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMD’s Employee Stock Purchase Plan.

You’ll also be eligible for competitive benefits described in more detail here.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and / or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.

We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

J-18808-Ljbffr

10 days ago
Related jobs
Advanced Micro Devices
San Jose, California

This is an exciting opportunity to work in the AMD SOC Verification Team as Senior Verification Engineer. We are looking for an adaptive, self-motivated design verification engineer to join our growing team. The candidate will have an opportunity to work on state-of-the-art verification environment ...

ATR International
Milpitas, California

Sound knowledge of ARMv8, interconnect, memory coherence and memory architectures·Familiarity with Formality & most popular Verification Tools (Key knowledge should include such topics as: IP validation, Gate level verification, FPGA Validation, Emulation, Silicon Validation, Reference Board bring u...

Yoh, A Day & Zimmermann Company
Mountain View, California

Solid experience as a Design Verification Engineer, focused on complex digital designs. AI HW Design Verification Engineer. Looking for a Senior Design Verification Engineer. Work with design teams to understand design reqs & contribute to the creation of verification plans & test benches. ...

ESR Healthcare
San Jose, California

Participate in selecting best in class 3rd party protocol verification IP. Develop and review block and chip level verification environments and test plans. Work closely with design engineers to develop test benches and test plans to meet coverage goals. You will be part of the ASIC Verification Tea...

Net2Source Inc.
Santa Clara, California

Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. CGEMJP00270054: Design Verification Engineer: Santa Clara, CA – Onsite. Role: Design Verification Engineer. Experience wi...

Advanced Micro Devices
Santa Clara, California

Work closely with Design teams for Area and Floorplan refinement, Verification Test plan reviews, Timing targets, Emulation plans, Pre-Si bug resolution and Performance/Power Verification sign offs. Define product features and capabilities, close architecture, and micro-architecture requirements, dr...

Apple
Cupertino, California

As a SOC Design and Integration Engineer, your responsibilities span various aspects of SOC design:: Write microarchitecture and/or design specifications Design, implement, and debug complex logic designs Integrate complex IPs into the SOC Support all front end integration activities like Lint, CDC,...

ByteDance
San Jose, California

Descriptions:In this role as a design verification engineer, you will be taking on an important role in helping deliver a Video Codec IP by generating test benches and running simulations. We are looking for strong video codec design engineers to design hardware accelerators for advanced video encod...

Apple
Cupertino, California

As an ASIC Design Engineer in the Pixel IP design team, you will work closely with many multi-functional teams (chip integration, physical design, power, logic design, and verification) to build commitment and low power pixel processing engines. Do you love creating elegant solutions to highly compl...

L&T Technology Services
Sunnyvale, California

Core clock design, flow and verification automation for high performance chips in 3nm/5nm etc. Develop Clock RTL generation and distribution tools for high performance SOCs and large die size. Design of custom clock cells for clock mesh implementatiom. Understand the physical aspects of the chip and...