WHAT YOU DO AT AMD CHANGES EVERYTHING
We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences the building blocks for the data center, artificial intelligence, PCs, gaming and embedded.
Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges.
We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
AMD together we advance
THE ROLE :
The focus of this role is to drive Physical design of critical Graphics blocks on latest architectures, and achieve best-in-class PPA by exploring improvements to RTL, Physical design flows and methodologies.
THE PERSON :
You have a passion for pushing PPA on latest technology nodes and for Physical Design in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites / timezones.
You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.
KEY RESPONSIBILITIES :
- Own Physical design closure and PPA attainment for critical Graphics blocks
- Tasks to include RTL Synthesis, Placement, Clock tree synthesis, Optimization, Routing, Parasitic Extraction, Static Timing Analysis, IR drop analysis, Physical Verification and Sign Off
- Work closely with RTL designers to analyze critical bottlenecks that impact PPA.
- Identify complex technical problems, break them down, summarize multiple possible solutions, and lead the team in the right direction
- Drive technical discussions with cross functional teams (Including RTL design, CAD and library teams) to explore optimizations to the design.
- Technical lead of three to five senior level engineers
PREFERRED EXPERIENCE :
- ASIC Physical Design from RTL to GDSII
- Excellent analytical and problem solving skills along with attention to details
- Strong background in RTL analysis, Timing and Physical Design closure.
- Hands on experience in taping out sub 5nm designs.
- Expert knowledge and working experience on CAD tools from Synopsys, Cadence and Mentor Graphics
- Strong communication, Time Management, and Presentation Skills
- Must be a self-starter, and be able to independently and efficiently drive tasks to completion
- Ability to provide mentorship and guidance to junior and senior engineers, and be an effective team player
ACADEMIC CREDENTIALS :
Bachelors or Masters degree in computer engineering / Electrical Engineering
Location : Santa Clara, CA
Santa Clara, CA
LI-PA1
At AMD, your base pay is one part of your total rewards package. Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position.
You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMD's Employee Stock Purchase Plan.
You'll also be eligible for competitive benefits described in more detail here.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and / or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.
We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.
ASIC Physical Design, Sr Engineer
The Digital Implementation team is seeking a highly motivated and innovative engineer who be part of the timing team working on timing flows, constraints, analysis & debug of timing issues that will enable physical design activities and will be responsible for physical design implementation of the M...
Silicon Physical Design Engineer (STA)
Develop and own physical design implementation of multi-hierarchy low-power designs including physical-aware logic synthesis, design for testability, constraints, static timing analysis, formal verification, Gate level functional & timing ECO in advanced technology nodes. We have 100+ years of c...
CPU Physical Design Engineer
As a CPU Physical Design Engineer you will drive or participate in the following: - Drive RTL-to-GDS design convergence through logic synthesis and place-and-route tools targeting ambitious PPA goals - Will be responsible for block-level physical design delivery along with closure of backend flows, ...
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING). We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). Closely co...
Physical Design Engineer, Machine Learning
In this role, you will be directly involved in our physical design machine learning efforts, collaborating right alongside our internal multi-functional teams, and using your expertise in machine learning and physical design to ensure that our SoCs achieve the optimal Power, Performance, and Area (P...
Senior Physical Design Applications Engineer
Principal Application Engineer responsible for providing pre-sales and post-sales technical support for the Digital Implementation and Signoff tools. Bachelor’s degree with at least 3-6 years of design/EDA experience or Master’s degree with at least 4 years of experience. Strong knowledge of Digital...
Physical Design Engineer
The ideal candidate will have deep design experience in high PHY and/or SOC designs- Deep Knowledge about industry standards and practices in Physical Design, including Physically aware synthesis, Floor-planning, and Place & Route- Experience in developing and implementing Power-grid and Clock speci...
Physical Design Static Timing Analysis / STA Engineer
Bachelor's or master’s degree in electrical engineering, Computer Engineering, or related field. Strong understanding of digital design concepts, including synthesis, timing analysis, and formal verification. Knowledge of ASIC design flow, including front-end and back-end processes. Understanding of...
Senior Physical Design Methodology Engineer
Minimum 5 years experience in Physical Design Engineering. Strong background with hierarchical design approach, top-down design, budgeting, timing and physical convergence. Developing physical design methodologies for implementation of graphics processors and SOCs. Key responsibility includes develo...
Physical Design Engineer
ASIC design and design constraints level synthesis, placeand route, timing closure. HardwareDesign Engineer, your main responsibilities will include:. Solidunderstanding of physical design flows. Physical implementation(floor planning, placement, CTS, routing). ...