Search jobs > Santa Clara, CA > Asic design engineer

Senior ASIC Design Engineer, Memory Controller

NVIDIA
Santa Clara, CA, US
$128K-$258.8K a year
Full-time

NVIDIA is looking for a Senior ASIC Design Engineer for our Memory Controller team! As a Senior ASIC Engineer, you'll join a group of hard-working engineers to craft and implement innovative Memory Controllers for our Tegra SoCs!

At NVIDIA, you'll make a real impact in a multi-layered, technology-focused company. Your work will impact product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence.

We've crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the computing platforms of tomorrow.

What You'll Be Doing :

As a member of our Memory Subsystem Design team, you will collaborate with architects, software engineers, and circuit designers to and deliver an extraordinary solution.

NVIDIA Memory controllers are among the industry's most sophisticated because of the many protocols that are supported and the stringent requirements of our high-end SOCs.

You will work extensively with design and verification teams and take part in IP core and IP integration level RTL design, synthesis, functional verification, and timing analysis using groundbreaking CAD tools and using the latest process technologies.

You will be responsible for the high quality release of the Memory Controller IP for SoC design, as per schedule. You will responsible for triaging release / integration issues into IP defects and get IP team's attention to it.

You will provide feedback from previous release issues and track them back as IP abstraction enhancements.

What We Need To See :

BS, MS, or PhD in Electrical Engineering, Computer Engineer, or related degree required (or equivalent experience).

5+ years of meaningful experience with all stages in the ASIC design flow including functional and formal verification, emulation, DFT, synthesis & timing analysis, power estimation and ECO.

Experience in RTL development and verification with strong understanding of Verilog or VHDL.

Exposure to Digital systems and VLSI design, Computer Architecture, Computer Arithmetic, CMOS transistors and circuits is required.

Programming skills in C, PERL / Python.

Good communication skills and interpersonal skills are required. A history of mentoring junior engineers and interns a huge plus.

Way To Stand Out From The Crowd :

Experience in development of Memory Controller or PHY IPs.

Knowledge of DDR / LPDDR DRAM protocols

Prior experience in working with IP team and building scalable, efficient flow and processes.

An eye for detail and ability to work with multi-functional teams to identify challenges and requirements and translate those into IP development items.

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us.

If you're creative and autonomous, we want to hear from you.

The base salary range is 128,000 USD - 258,750 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

You will also be eligible for equity and . NVIDIA accepts applications on an ongoing basis.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

30+ days ago
Related jobs
Promoted
VirtualVocations
Santa Clara, California

A company is looking for a Senior Software Engineer I, Design Systems. ...

Promoted
Apple
Cupertino, California

As an ASIC Design Engineer in the Pixel IP design team, you will work closely with many multi-functional teams (chip integration, physical design, power, logic design, and verification) to build commitment and low power pixel processing engines. In this front-end design role, your tasks will include...

Promoted
Mirafra Technologies
San Jose, California

Strong understanding of silicon micro-architecture and design concepts used in high-performance compute (CPUs, GPUs, accelerators), high-speed connectivity, memory management and related functionalities. Plan and drive intermediate and sign-off reviews on verification test plans, execution progress ...

Promoted
Waymo
Mountain View, California

To achieve our mission, we architect and create high-performance custom silicon; we develop system-level compute architectures that push the boundaries of performance, power, and latency; and we collaborate closely with many other teammates to ensure we design and optimize hardware and software for ...

Promoted
figure.ai
Sunnyvale, California

We are looking for an experienced FPGA Design Engineer to help us design critical hardware for our Humanoid. Architect, design, implement, validate, and integrate FPGA logic designs (custom RTL and/or 3rd party IP). Our Humanoid is designed for corporate tasks targeting labor shortages and jobs that...

Promoted
Samsung Electronics GmbH
San Jose, California

Senior Staff Engineer, HBM Design Architecture. Job Title: Senior Staff Engineer, HBM Design Architecture. The Advanced Controller Development (ACD) is part of Samsung’s Memory Business Unit, the industry's technology and volume leader in DRAM, NAND Flash. You’ll focus on enhancement of memory and s...

Promoted
Nvidia Corporation
Santa Clara, California

We are looking for a Senior CPU Design Engineer! NVIDIA is seeking best-in-class CPU Design Engineers to design and implement the world’s leading CPUs and SoCs. You will work closely with architects, design engineers, verification engineers, and physical design engineers teams to accomplish your tas...

Promoted
www.rekruiter.in
Santa Clara, California

Support customer’s design through all phases of ASIC execution. Ensure designs meet product performance requirements by performing related tasks. Digital design of complex modules/sub-systems, with solid understanding of clock-domain crossings. ...

Promoted
Google
Mountain View, California

As a Mechanical Engineer you design and evaluate our data center systems, identifying product requirements and contributing to research and project planning. Balance design considerations such as functionality, sustainability, reliability, human factors, manufacturability, aesthetics, and design for...

NVIDIA
Santa Clara, California

We are now looking for a Senior ASIC Engineer - DFX Software. Apply advanced Design-For-Test (DFT) and Automatic Test Pattern Generation (ATPG) knowledge to the development of automation software that enables efficient test pattern generation, application of these patterns on Silicon, failure analys...