We are now looking for a Senior ASIC Engineer - DFX Software. Do you like to think creatively and enjoy solving challenges that require innovation?
If so, we may have an opportunity for you. In Our team we define and build methodologies, Software, and flows tailored to the field of Silicon device testing, Silicon debug, and Silicon failure analysis.
We owe our success to our people, some of the brightest in the world, and a company culture that fosters and encourages innovation, and fuels our creativity!
Our team contributes to the advancement of all the fields in which NVIDIA participate, from gaming to building groundbreaking state-of-the-art compute platforms and Artificial Intelligence, by enabling high quality Silicon defect screening to sustain all these fields.
This often requires new ways of thinking in order to meet new challenges and we pride ourselves in our ability to tackle these challenges in ways that enable our success.
If you are a like-minded person who enjoys innovation and likes to solve technical challenges then we would love to hear from you!
What you'll be doing :
Apply advanced Design-For-Test (DFT) and Automatic Test Pattern Generation (ATPG) knowledge to the development of automation software that enables efficient test pattern generation, application of these patterns on Silicon, failure analysis, and yield learning
Work with multi-functional teams to assess and tackle problems that involve multiple areas of expertise through the company
Use Artificial Intelligence (AI) methods to solve challenging problems
What we need to see :
Excellent communication skills
MS or higher degree in EE or CS (or equivalent experience)
3+ years of experience in Design-For-Test, or strong academic knowledge of DFT
Strong programming skills in C++
Ways to stand out from the crowd :
Knowledge of DFT including fault models, ATPG, fault simulation, and diagnosis
Experience with Silicon testing and Automatic Test Equipment (ATE)
Interest to grow technically and explore new fields such as in Deep Learning and A.I.
The base salary range is 128,000 USD - 258,750 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
You will also be eligible for equity and . NVIDIA accepts applications on an ongoing basis.
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Senior ASIC Design Engineer
Working closely with our Director of ASIC Engineering and partnering closely with our brilliant functional R&D teams, you will work in a dynamic, cross-functional, collaborative work environment and be responsible for designing, verifying, and validating our core products. Electronic/Electrical ...
Senior Principal Front End ASIC Design Engineer (Hybrid)
Are you interested in quantum imaging? Join us! In this role you can apply your expertise in Front End Digital design for ASICs driving our latest sensors – highlighted by their low read noise capabilities. ASIC design- performing architecture design, RTL coding/simulation, timing closure at layout ...
Senior Software Test Engineer Engineering · US, San Jose · Hybrid Remote
We are currently seeking a Senior Automation Engineer to lead our quality assurance team and play a pivotal role in managing and developing automated tests for our flagship Kubernetes management platform. Design and develop automated tests for our distributed platform's core capabilities and feature...
Senior Microprocessor RTL Design Engineer: CPU
KEY RESPONSIBILITIES: • Define and implement Micro Architecture of Next Generation High Performance Processor Cores • Collaborate with the Physical Design Team to achieve high frequency and low power while utilizing the latest cutting edge fabrication technologies • Work with a team of Hardware and ...
Senior Engineer IC Design
Plan for layout and supervise IC layout engineers for high-performance AMS layout techniques, top level and floor plans. Develop and drive test plans, collaborate with validation team to complete the validation phase for the owned designs. NeoPhotonics is proud to be an Equal Opportunity Employer an...
ASIC Physical Design Engineer
Role: ASIC Physical Design Engineer. Handling blocks of high instance counts and complex designs – 1M+ instances and clock frequencies about 1 GHz. Understanding constraints and fixing design/timing techniques. Experience in Design Automation and UNIX system. ...
Senior Application Specific Integrated Circuit Design Engineer
Seeking senior level engineer who can control the design with experience using multiple packaging types and ability to select what works best for this product. Design, develop package for Company's innovative low power wireless devices. Package design, architecture, implementation, simulation and po...
Senior Analog Design Engineer
Collaborate on test and characterization: Work closely with the IC test and characterization vendors to define and execute test plans for analog IC designs including Monte Carlo simulations. We are seeking a highly skilled Senior Analog Design Engineer to architect & design controller electrical ICs...
Senior Physical Design Applications Engineer
Principal Application Engineer responsible for providing pre-sales and post-sales technical support for the Digital Implementation and Signoff tools. Will work closely with customers on bringing up flows at advanced nodes, and solving challenges in meeting power, performance and area (PPA) in vertic...
Senior RTL Design Engineer
Collaborate with performance modelling team for performance exploration and optimization to meet performance goals. Perform initial sandbox verification, and work with design verification team to create and execute thorough verification test plans. Architect, design and implement new features, perfo...