Physical Design Engineer San Jose
Position Overview
This role focuses on the physical design of integrated circuits (ICs), where you will be responsible for the end-to-end implementation of physical design processes, including synthesis, floorplanning, clock tree synthesis (CTS), and place and route.
You will work on high-speed designs and contribute to the development and validation of power grids and clock constraints, playing a crucial role in ensuring designs meet performance and manufacturing requirements.
Key Responsibilities
- Physical Design Implementation : Perform physical synthesis, floor planning, clock tree synthesis (CTS), place and route, and other key physical design tasks in compliance with industry standards.
- Power Grid and Clock Constraints : Develop and implement high-speed clock and power grid specifications and constraints to optimize power efficiency and design performance.
- Physical Design Verification : Debug and resolve LVS / DRC issues at both the block and chip levels using physical design verification methodologies.
- Timing and Signal Integrity : Perform static timing analysis (STA), handle clock domain crossing (CDC), and understand parasitic delays through SDF-annotated simulations.
- Mixed-Signal Environment : Work within mixed-signal environments, ensuring smooth integration between analog and digital components in the design.
- Tape-Out and Foundry Interface : Manage design tape-out processes and collaborate with foundries, ensuring a solid understanding of the semiconductor supply chain.
Required Qualifications
- Master’s degree in Electrical Engineering or Computer Engineering (MSEE / CE) or equivalent.
- At least 8 years of experience in physical design.
- Expertise in physical design methodologies, including physical-aware synthesis, floorplanning, CTS, and place and route.
- Experience with high-speed design constraints and implementation.
- Strong knowledge of power-grid development and high-speed clock constraints.
- Experience with physical design verification tools to resolve LVS / DRC issues.
- Proficiency in static timing analysis, CDC methodologies, and related tools.
- Experience with SDF-annotated simulations and understanding of parasitic delays.
- Expertise in mixed-signal design environments.
- Familiarity with tools such as Virtuoso, Caliber, and Redhawk for power analysis.
- Experience with the IC design tape-out process and semiconductor supply chain.
Preferred Qualifications
- Familiarity with backend Cadence tools.
- Deep understanding of signal integrity and power integrity in high-speed designs.
- Proactive, collaborative, and creative problem-solving approach, with a focus on innovation and consensus-building to drive optimal project outcomes.
- Strong time management, task management, and interpersonal skills
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING). We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). Closely co...
Physical Design PPA Engineer
Do you have a passion for crafting entirely new solutions? As part of our Digital Design Engineering group, you'll take imaginative and revolutionary ideas and determine how to turn them into reality! You and your team will apply engineering fundamentals and start from scratch if needed, bringing fo...
Physical Design Engineer
Work with RTL designers to achieve PPA goals and suggest appropriate tradeoffs. Do timing closure for very high frequency designs with possible hand placement of logic when needed. Help define low latency/low skew clock tree methodology/design. Strong communication and interpersonal skills required ...
SoC Physical Design Engineer, STA/Timing
In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SoC using state of the art process technology. Work with the Physical Design team, highlighting issues and best practices. Work with design tea...
Physical Design Engineer
The Physical Design Engineer will be responsible for the entire product design lifecycle. Experience in Physical Design Implementation which includes Floorplan, Chip Partitioning, Power mesh, Clock Tree, Physical optimization, Place and Route, STA, Timing closure, Power analysis and Physical Verific...
Senior Physical Design Methodology Engineer
Senior Physical Design Methodology Engineer. Minimum 5 years experience in Physical Design Engineering. Strong background with hierarchical design approach, top-down design, budgeting, timing and physical convergence. Developing physical design methodologies for implementation of graphics processors...
Physical Design Engineer
Develop and own physical design implementation of multi-hierarchy low-power designs including physical-aware logic synthesis, design for testability, floorplan, place and route, static timing analysis, IR Drop, EM, and physical verification in advanced technology nodes. Title: Physical Design Engine...
Senior Logic Design Engineer– Physical Design
Senior Logic Design Engineer– Physical Design. We are now looking for a Logic Design Engineer with Physical Design background!. Physical design expertise including hands-on synthesis experience and in-depth knowledge of industry standard physical design tools is required. As a member of our core CPU...
CPU Physical Design and Integration Engineer
BS and 3+ years of relevant industry experience Experience with physical design, integration, and verification (PDV) experience on large processor and/or SoC designs Knowledge of industrial standards and practices in physical design, including floorplanning, partitioning, budgeting, place and route ...
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING). We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). Closely co...