Search jobs > Santa Clara, CA > Senior design engineer

Senior Logic Design Engineer, Cache Coherent Interconnects

NVIDIA
Santa Clara, CA, US
Full-time

We are now looking for a Senior Logic Design Engineer!

A s a member of our CPU Logic Design Team, you will be responsible for the design of CPU on-chip and off-chip interconnect network, MP coherency and last-level and system caches , focusing on such tasks as micro-architectural definition, RTL coding, logic debug, synthesis and timing closure, supporting verification and implementation.

This position offers you the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence.

We have crafted a team of extraordinary people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

What you'll be doing :

As a member of our core CPU team, you'll own and be responsible for crafting and timely delivery of a specific unit on the chip.

Day to day tasks include : writing readable high performance and low power RTL, Synthesis and Timing closure, and design documentation.

Collaborate with our verification team to verify the correctness of your unit.

Work with implementation to achieve your timing, area, performance and power goals.

Assist with timing closure of super units.

What we need to see :

Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science or equivalent experience.

8+ years of experience in processor or other related high performance semiconductor designs.

Verilog expertise required as is a deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug.

Strong communication and interpersonal skills are required along with the work in a dynamic, global team. Your successful track record of mentoring junior engineers and interns a huge plus.

A strong background in computer architecture , cache coherency or high speed interconnects is highly desirable.

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most brilliant and hardworking people in the world working for us.

Are you creative and autonomous? Do you love the challenge of crafting the fastest and most power efficient chips in their class?

If so, we want to hear from you.

The base salary range is 164,000 USD - 356,500 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

You will also be eligible for equity and . NVIDIA accepts applications on an ongoing basis.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

30+ days ago
Related jobs
Nvidia Corporation
Santa Clara, California

Senior Logic Design Engineer, Cache Coherent Interconnects page is loaded Senior Logic Design Engineer, Cache Coherent Interconnects Apply locations US, CA, Santa Clara US, TX, Austin US, OR, Hillsboro time type Full time posted on Posted 2 Days Ago job requisition id JR1975795. We are now looking f...

Promoted
Apple
Cupertino, California

Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient / low power design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integ...

Promoted
Sintegra Inc.
CA, United States

We are seeking a highly experienced Senior Physical Design Engineer with a strong background in Static Timing Analysis (STA). Collaborate with cross-functional teams, including design, verification, and implementation teams, to resolve timing issues and ensure design integrity. Work closely with par...

Apple, Inc.
Sunnyvale, California

Our wireless organization is responsible for all aspects of wireless silicon development that transform the user experience at the product level, all of which is driven by a best-in-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture ...

Coherent Corp.
Fremont, California

Coherent is actively seeking an accomplished Senior Silicon Photonics Quality and Reliability Engineer to collaborate closely with our internal development and reliability teams. Coherent is a global leader in lasers, engineered materials and networking components. Primary Duties & Responsibilities ...

NVIDIA
Santa Clara, California

NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. Enable design specification development but participating in discussions on architecture, intent, and implementation of the various IPs. BSEE (or equivalent e...

Cynet Systems
Santa Clara, California

Perform RTL design of digital components in Verilog/systemverilog. Help to improve/automate the design process. Design constraints for synthesis and static timing analysis. Knowledge of front-end RTL design tools and methodologies. ...

CADENCE US
San Jose, California

Strong knowledge of ASIC flow, RTL design in Verilog, System Verilog and FPGA design. As a Technical Presales Engineer, you will support the technical presales of DDR IP by generating collateral through simulations, synthesis and publications. As you grow into more senior roles, you will use your kn...

Teradyne
San Jose, California

Design Engineer, Manufacturing Engineer, Electrical Engineering, Electrical, HVAC, Engineering, Operations. We are looking for a Senior FPGA Design Engineer with outstanding technical and leadership skills. Without creativity and the diversity of thought, Nextest's technological innovations would no...

Onsemi
San Jose, California

Senior Principal Analog Design Engineer. Senior Principal Analog design Engineer, NEW PRODUCT DEVELOPMENT, Power Management, to join our growing team in San Jose, California. Mentor junior Analog IC design engineers. Work with systems engineers, application engineers and marketing and assist the tea...