Search jobs > San Jose, CA > Verification engineer

Principal Digital Verification Engineer

Monolithic Power Systems
San Jose, CA, US
$180K-$230K a year
Full-time

Job Summary :

Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures.

At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers.

Our portfolio of technology helps power our world come join our team and see how YOU can make a difference.

A Principal Digital Verification Engineer will define and lead the development of the Digital Verification framework and infrastructure of complex digital and mixed-signal ICs utilizing leading edge technologies with industry standard ASIC tools.

Products to be designed / verified may include power management, signal management and mixed signal functions.

MPS products include switching regulators, sensors, motor control, display drivers, audio amplifiers and power management ICs for fast-growing portable and non-portable markets such as notebooks, cell phones, telecom, digital camera, automobile and network equipment.

Essential Functions :

  • UVM and System Verilog based Digital Verification environment definition and development.
  • VIPs standardization, definition, development and documentation.
  • Define VIP’s integration into the Project’s Digital Verification environment.
  • Digital Verification Metrics definition for RTL and Gate-Level Verification.
  • Test Plan definition and development.
  • Digital Verification Automation and Scripting.
  • Regression’s infrastructure definition, development and management.
  • Close interaction with Senior Digital and Analog Designers to develop VIP models.
  • Lead the Digital Verification Team.
  • Lead and Supervise Digital Verification Tasks of multiple projects.
  • Review Digital Verification Metrics and Results of multiple projects.
  • Define and design Digital Verification Top-Level Tests.
  • Analyze and debug test results, code coverage and functional coverage.
  • Digital Verification estimation, planning and scheduling to meet tape-out dates.

Qualifications :

  • PhD / BS / MS in Electrical Engineering with emphasis in Digital Design / VLSI coursework.
  • 10+ years of strong experience in ASIC Verification.
  • Experience in power management DC-DC convertors + control topologies, such as PWM control, constant on time control, and voltage / current mode controls
  • Proficient in Digital Verification Industry Languages (UVM, System Verilog) and Standards.
  • Proficient Level in DV skills and areas : Constraint random tests, SV assertions, coverage metrics, analog and digital DV modelling, DV test plans, regression analysis and reports, UVM DV Agents (Monitor, Driver, Scoreboard), etc.
  • Solid knowledge and experience working through the entire Digital Design Flow : Specification definition, RTL Verification, Synthesis, P&R, Gate-Level Verification, Power Estimation, ATPG Generation and Simulation, AMS Sims, etc.
  • Excellent Knowledge & Use of industry standard ASIC tools / flow for daily work : Digital Simulators, synthesis tools, DFT, LEC, STA, etc.
  • Excellent scripting and automation skills using TCL, Python or C / C++.
  • Leadership skills to technically guide the DV Team and mentor Jr. DV Designers.
  • Good written / verbal communication skills and strong team work / collaboration.
  • Knowledge / Experience with the following is a plus : automotive standards / FuSAI2C, I3C, SPI, USB, PMBUS, I2S, CAN, LINEmbedded MCU(ARM / RISC V) designs and / or SoC developmentAbility to communicate in Chinese highly desired.

Location : San Jose, CA

MPS offers a comprehensive benefits package. We provide health care coverage, dental and vision, 401(K), Employee Stock Purchase Program (ESPP), up to 11 company paid holidays, and 15- 20 days of paid time off depending on your tenure, generous discretionary company bonuses, and life and disability protection.

Employees in sales positions may be eligible for our sales incentive bonuses. Employees in certain positions may be eligible for stock compensation.

For more information on MPS’ benefits please view our company website at .

Pay is based on market location and may vary based on factors including experience, skills, education and other job-related reasons.

The base salary range for this position in California is $180,000 - $230,000.

30+ days ago
Related jobs
Promoted
Western Digital
Milpitas, California

At Western Digital, our vision is to power global innovation and push the boundaries of technology to make what you thought was once impossible, possible. At our core, Western Digital is a company of problem solvers. From energizing the most competitive gaming platforms, to enabling systems to make ...

Western Digital
Milpitas, California

At Western Digital, our vision is to power global innovation and push the boundaries of technology to make what you thought was once impossible, possible. At our core, Western Digital is a company of problem solvers. From energizing the most competitive gaming platforms, to enabling systems to make ...

Western Digital
Fremont, California

Principal Engineer, Applications Engineering (APC) will be responsible for supporting HAMR program by developing new and maintaining existing Advanced Process Control systems (including run-to-run control and fault detection and classification) for HAMR program manufacturing yield & quality, pro...

Palo Alto Networks
Santa Clara, California

Palo Alto Networks' ADEM (Autonomous Digital Experience Management) group is seeking an accomplished Senior Principal Software Engineer with expertise in developing client-side software for Windows and macOS. You will be part of a world-class engineering team working on innovative solutions in the A...

Western Digital
San Jose, California

ESSENTIAL DUTIES AND RESPONSIBILITIES:.Work with the HDD Program Management Team to plan and define development phases, product requirements and product features.Plan and coordinate new technology staging/prototyping and new product development.Lead teams of various disciplines to collaborate in dev...

Onsemi
San Jose, California

The candidate will be able to work as part of a large and focused team of engineers and will be able to collaborate successfully as needed with design architects, digital verification, project management, and digital and analog design teams in multiple worldwide geographies. Principal MTS Digital De...

NVIDIA
Santa Clara, California

NVIDIA is currently seeking a verification engineer with strong fundamentals of design verification methodology and random test generators for CPU products. Provide high quality documentation and support for tool user community within the team, including training for verification engineers as needed...

Clear Ventures
Campbell, California

Proficiency in verification test planning, test bench architecture, assertions, problem solving and debugging Constrained random verification experience with System Verilog using OVM or UVMSet up coverage driven verification (code/functional/assertion coverage). Develop test plans and verification i...

Cadence Design Systems, Inc.
San Jose, California

The successful candidate will be a highly self-motivated and results-oriented member of a small team of engineers that can learn and improve existing digital flows. The candidate will primarily be responsible for front-end coding, scripting and developing flows at all phases of the digital design an...

Rambus
San Jose, California

Technical lead for full chip and/or blocks level verification . Define verification plan in co-ordination with Architects, Logic and Mixed-signal designers. MS EE and 10+ years or PhD EE and 7+ years’ experience of Verification . Experience in verification of DDR memory interfaces is higly desirable...