SoC Physical Design Engineer, STA/Timing

Apple
Sunnyvale
Full-time
We are sorry. The job offer you are looking for is no longer available.

Summary :

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly.

Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here.

The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it! Join us to help deliver the next groundbreaking Apple product.

In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SOC using state of the art process technology.

Key Qualifications :

Minimum BS and 10+ years of relevant industry experience.Familiar with all aspects of timing of large high-performance SoC designs in sub-micron technologies.

Expert in STA and methodologies for timing closure, and have a deep understanding of noise, crosstalk, and OCV effects among others.

Familiar with circuit modeling including SPICE models and worst-case corner selection.Strong programming skills with Perl and TCL.

Experience with large design STA and Timing Closure.Expert in ECO techniques and implementation.Good communicator who can accurately describe issues, propose solutions, and drive them through completion.

Description :

  • Work with design teams to understand and debug constraints, facilitate logic changes to improve timing.
  • Work with Physical Design team, highlighting issues and best practices.
  • Help create timing ECO’s for project tapeout.
  • Create and maintain scripts and methodologies for analysis and runs.
  • Create documentation and help with guidelines / specs.
  • Deep analysis of timing paths to identify key issues.
  • Implement timing infrastructure.

Additional Requirements :

30+ days ago
Related jobs
SpaceX
Sunnyvale, California

PRINCIPAL SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING). SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, ve...

Apple
Sunnyvale, California

Join us to help deliver the next groundbreaking Apple product!As a Physical Electrical Analysis Engineer on our SoC team, you will be driving the electrical analysis and verification of an SoC. As a member of our physical design team, you will be performing various electrical analyses at the block o...

Ursus
San Jose, California

Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise analysis, and fixes timing & noise violations at full chip/block level for SoCs. STA Engineer with 15+ years' experience for STA position. Strong understanding of digital design ...

AMD
Santa Clara, California

This includes automated synthesis and timing driven place and route of RTL blocks for high speed datapath and control logic applications, automated design flows for clock tree synthesis, clock and power gating techniques, buffer/repeater insertion, scan stitching, design optimization for improved ti...

NVIDIA
Santa Clara, California

The NVIDIA System-On-Chip (SOC) group is looking for a top ASIC Engineer with a curiosity about SOC design automation, RTL integration, chip build and assembly, and padring design and verification. Prior SOC Design or Physical Design internships or experience. We are looking for SOC Design Engineer!...

Broadcom Inc.
San Jose, California

The ASIC Product Division in Broadcom, a leading supplier of state-of-the-art SoC and embedded IP, is looking for qualified individuals to work in SoC and IP development programs. The engineer will be responsible for a variety of advanced design tasks such as: Discuss the SoC requirements with the c...

Apple
Sunnyvale, California

Drive SoC low power micro-architecture, definition, implementation, and analysis- Own complex SoC power management, boot flow, clock and reset management- Write micro-architecture specifications and design specifications- Design, implement, and debug complex logic designs- Integrate complex IPs into...

NVIDIA
Santa Clara, California

Physical design expertise including hands-on synthesis experience and in-depth knowledge of industry standard physical design tools is required. We are now looking for a Logic Design Engineer with Physical Design background!. As a member of our core CPU team, you'll be a liaison between Lo...

Cadence Design Systems, Inc.
San Jose, California

Expert in Static Timing Analysis with knowledge of Physical Design and ECO flows, Power, Extraction. Execute and deliver on timing analysis, ECO flows, Extraction, Power, EMIR and/or physical design and ensure integrity of delivered solutions. Work on various aspects of physical design including tim...

Amazon.com Services LLC
Sunnyvale, California

Physical Design Engineer to continue to innovate on behalf of our customers. Drive physical design and timing closure including FEV, LVS, DRC, and reliability verification (IR drop / EM analysis). Should be able to work closely with IP Design teams and Backend Physical Design teams across multiple s...