Job Description
PD implementation for a complex hierarchical subsystem in 4nm technology . Responsible for implementation & delivery of sub system and sub HM’s from netlist to GDS II .
Need hands-on on experience in place and route, timing and signoff of the entire subsystem. EDA Tools like FC compiler, Innovus, primetime , calibre etc.
Responsibility includes
- Physical Design engineer with proficiency in Innovus and FC to execute PnR of Complex blocks in advance technologies. Requires full exposure to all aspects of design flows like floor planning, placement, CTS, routing, crosstalk avoidance, physical verification (DRC / LVS), PDN, Timing Closure and power optimization.
- Well versed with timing, PnR and PV closure, methodologies, and flow automation for better PPA and predictable convergence.
- Good understanding of clocking architecture.
- Should be able work in close collaboration with design, DFT and PNR teams and resolve issues wrt constraints validation, verification, STA, Physical design, etc.
- Well versed with Tcl / Perl Scripting
- Well versed of Unix command and system.
- Strong problem-solving skills and good communication skills.
- Should have good exposure to high frequency multi voltage design convergence.
Physical Design Engineer
Execute physical design workflows to achieve block closures, support ASIC infrastructure, automate design processes, and enhance CAD systems. Oversee the outsourcing of physical design tasks to third-party service providers. Gain a comprehensive understanding of physical design processes. Develop da...
ASIC/SOC Silicon Physical Design Engineer Mountain View, CA
ASIC/SOC Silicon Physical Design Engineer. MatX is seeking silicon physical design engineers to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. Silicon Physical Design Engineers will be responsible for developing performant and functionally correct silico...
Principal Physical Design Engineer
Running Physical Design flows to close blocks, support ASIC infrastructure, automate Physical Design flows, improve CAD infrastructure. They are currently seeking an exceptional Principal Physical Design Engineer to help lead this chip to success. Supervise the outsourcing of physical design to a 3r...
SOC Physical Design Engineer, STAFF
As a SOC Physical Design Engineer, Staff, you are a seasoned professional with a deep understanding of the full SOC design cycle, particularly focusing on physical design. SOC Physical Design Engineer, Staff. Working on SOC top-level and block-level physical design implementation and design closure....
Physical Design Engineer
You will work on silicon realizations, partnering with logic designers and physical implementation engineers. Expertise in Physical Design, Synthesis, EM/IR, Physical Verification, Timing Signoff. You will be responsible for Logic Synthesis, Physical Design, Power optimization, Timing Analysis, and ...
Senior Logic Design Engineer– Physical Design
We are now looking for a Logic Design Engineer with Physical Design background!. Physical design expertise including hands-on synthesis experience and in-depth knowledge of industry standard physical design tools is required. As a member of our core CPU team, you'll be a liaison between Lo...
Senior Physical Design Engineer
Manage the physical implementation of low power systems-on-a-chip, starting from RTL to tape out quality databases Lead physical design flow including synthesis, LEC, timing, IR drop, formal, PNR, and ECOManage outsource external design services companies as needed by project schedules Currently bas...
Senior Physical Design Methodology Engineer
Minimum 5 years experience in Physical Design Engineering. Strong background with hierarchical design approach, top-down design, budgeting, timing and physical convergence. Developing physical design methodologies for implementation of graphics processors and SOCs. Key responsibility includes develo...
SoC Physical Design Engineer, PnR
In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs and knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, plac...
Physical Design Engineer
Technical lead of three to five senior level engineers PREFERRED EXPERIENCE: ASIC Physical Design from RTL to GDSII Excellent analytical and problem solving skills along with attention to details Strong background in RTL analysis, Timing and Physical Design closure. Technical lead of three to five s...