Mixed-Signal Testbench & Verification Automation Engineer

Overview

Our client is a Series-D semiconductor innovator, specializing in programmable coherent DSP solutions powering cloud and AI infrastructure. Their breakthrough DSP technology is foundational to high-speed data center interconnects — enabling faster, more efficient cloud and AI communications. Backed by $180MM investment from Kleiner Perkins, Spark Capital, Mayfield, and Fidelity, this firm is out of stealth and scaling rapidly to support the future of AI-driven connectivity.

Job Details

Work Type : Full-Time | Onsite (Austin, Texas)

Experience Required : 5+ Years

Employment Type : Direct Hire (Core Team, Well-Funded Startup)

Sponsorship : Likely H1B / EAD eligible

Responsibilities

• Perform behavioral modeling (BM) of analog designs to enable digital verification.
• Conduct mixed-signal dynamic verification (without AMS) using chip-level digital design tools.
• Write, simulate, and debug Verilog / SystemVerilog code for verification.
• Use Cadence Virtuoso Schematics to interface with analog designs.
• Develop test plans, verification strategies, and scalable testbench automation.
• Collaborate with DSP, analog, and digital engineering teams to validate high-speed designs.
• Present verification results, maintain coverage metrics, and ensure first-pass success in silicon.

Minimum Qualifications

Preferred Qualifications

IsExpired : false

J-18808-Ljbffr