Search jobs > San Jose, CA > Asic design engineer

ASIC Design Engineer

Advanced Micro Devices, Inc
San Jose, California, United States
Full-time

WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world.

Our mission is to build great products that accelerate next-generation computing experiences the building blocks for the data center, artificial intelligence, PCs, gaming and embedded.

Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges.

We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. AMD together we advance THE ROLE : We are looking for an adaptive, self-motivative design engineer to join our growing team.

As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market.

The team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.

THE PERSON : A successful candidate will have an SOC / ASIC Design background with experience in the industry, would have participated in several silicon design projects with increasing level of scope / responsibilities and has a history of achieving results through effective execution.

KEY RESPONSIBILITIES : Write micro-architecture documentation and own major portions of the design and implementation of blocks to meet functional, timing, area, and power requirements.

Collaborate with architecture and hardware teams to understand the requirements. Work with verification and physical design teams to achieve high quality design and successful tape out.

Design and implement logic functions that enable efficient test and debug. Participate in silicon bring-up for features owned.

Contribute in cross-functional teams to solve novel problems across multiple functional areas in development of required features.

Implement automation to increase design team efficiency. PREFERRED EXPERIENCE : Must have proven track record of ASIC design on several production tape-outs.

Experience in Designing RTL block for an SOC. Experience in integrating ASIC IP into an SOC. Experience with PCIe protocol.

Experience with Arm architecture and APB, AXI, CHI protocols. Experience with synthesis, static timing analysis & optimizations.

Experience with design involving Interconnects. Experience writing timing constraints and exceptions. Experience with automation using scripting techniques such as PERL, Python or Tcl Ability to develop clear and concise engineering documentation.

Experience in Power-saving techniques. Ability to organize and present complex technical information. Strong verbal and written communication skills ACADEMIC CREDENTIALS : Bachelor’s or Master’s degree in Computer Engineering / Electrical Engineering LOCATION : San Jose, CA #LI-NM1 #LI-HYBRID At AMD, your base pay is one part of your total rewards package.

Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position.

You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMD’s Employee Stock Purchase Plan.

You’ll also be eligible for competitive benefits described in more detail here. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services.

AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and / or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.

We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

THE ROLE : We are looking for an adaptive, self-motivative design engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market.

The team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.

THE PERSON : A successful candidate will have an SOC / ASIC Design background with experience in the industry, would have participated in several silicon design projects with increasing level of scope / responsibilities and has a history of achieving results through effective execution.

KEY RESPONSIBILITIES : Write micro-architecture documentation and own major portions of the design and implementation of blocks to meet functional, timing, area, and power requirements.

Collaborate with architecture and hardware teams to understand the requirements. Work with verification and physical design teams to achieve high quality design and successful tape out.

Design and implement logic functions that enable efficient test and debug. Participate in silicon bring-up for features owned.

Contribute in cross-functional teams to solve novel problems across multiple functional areas in development of required features.

Implement automation to increase design team efficiency. PREFERRED EXPERIENCE : Must have proven track record of ASIC design on several production tape-outs.

Experience in Designing RTL block for an SOC. Experience in integrating ASIC IP into an SOC. Experience with PCIe protocol.

Experience with Arm architecture and APB, AXI, CHI protocols. Experience with synthesis, static timing analysis & optimizations.

Experience with design involving Interconnects. Experience writing timing constraints and exceptions. Experience with automation using scripting techniques such as PERL, Python or Tcl Ability to develop clear and concise engineering documentation.

Experience in Power-saving techniques. Ability to organize and present complex technical information. Strong verbal and written communication skills ACADEMIC CREDENTIALS : Bachelor’s or Master’s degree in Computer Engineering / Electrical Engineering LOCATION : San Jose, CA #LI-NM1 #LI-HYBRIDAt AMD, your base pay is one part of your total rewards package.

Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position.

You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMD’s Employee Stock Purchase Plan.

You’ll also be eligible for competitive benefits described in more detail here. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services.

AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and / or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.

We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

30+ days ago
Related jobs
Cisco
San Jose, California

Cisco’s silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography silicon organization and a large campus (with onsite gym, healthcare, and café, social interest groups, and philanthropy), with the startup culture and breadth of growth...

Amazon.com Services LLC
Sunnyvale, California

As a ASIC Design Engineer, you work with a team creating hardware accelerator IP to be deployed in a range of Amazon devices. ASIC design experience including owning end to end design of major SOC blocks. Help define and own ASIC design methodologies. Experience working closely with physical design ...

Apple
Cupertino, California

As an ASIC Design Engineer in the Pixel IP design team, you will work closely with many multi-functional teams (chip integration, physical design, power, logic design, and verification) to build commitment and low power pixel processing engines. Industry exposure to and knowledge of ASIC/FPGA design...

MoTek Technologies
San Jose, California

Technical Staff Engineer - ASIC Design. Lead and mentor fellow design engineers; scope and schedule deliverables. Define subsystem/block feature sets, describe design and implementation details into engineering documents and registers documents. Bachelor's or Master's degree in Electrical Engineerin...

Broadcom Inc.
San Jose, California

Bechelor's Degree in Electrical Engineering, Computer Engineering or Computer Science and 8+ years of meaningful experience in SOC architecture and design experience or Master’s Degree in Electrical Engineering, Computer Engineering, or Computer Science and 6+ years of meaningful experience in SOC a...

Apple
Santa Clara, California

As we increase levels of parallelism, bandwidth and capacity, we are presented with design challenges exacerbated by clients with varying but simultaneous needs such as real-time, low latency, and high-bandwidth. Strong cache design background including good understanding of different memory organiz...

NVIDIA
Santa Clara, California

We are now looking for a motivated ASIC Physical Design and Timing Engineer to join our dynamic and growing team. Drive physical design and timing of high-frequency and low-power CPU, GPU, DPU and SoCs at block level, cluster level, and/or full chip level. BS (or equivalent experience) in Electrical...

Annapurna Labs (U.S.) Inc.
Cupertino, California

We’re looking for an ASIC Design Eengineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right trade-offs. As a key member of the ASIC design team, you will implement and deliver high performance, area and power efficient RTL to achieve ...

NVIDIA
Santa Clara, California

We are now looking for an ASIC Design Efficiency Engineer!. NVIDIA is seeking extraordinary methodology engineers to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. Develop innovative HW, GPU and system designs to extend the state of the ...

Acceler8 Talent
CA, United States

They are seeking a ASIC Design Engineer specialized in RTL design to join their team to work on the host blocks of their accelerated switching fabric, which is the most critical part of their product and their "secret sauce" to eliminating bottlenecks in AI compute systems. Job Description: ASIC Des...