Search jobs > Sunnyvale, CA > Asic design engineer

ASIC Design Engineer, Hardware Compute Group

Amazon.com Services LLC
Sunnyvale, California, USA
$115.4K a year
Full-time

As a ASIC Design Engineer, you work with a team creating hardware accelerator IP to be deployed in a range of Amazon devices.

You will develop hardware IP to accelerate applications in machine learning, computer vision and robotics. You will work closely with scientists, SoC Architects, software and verification to develop IP that meets the power, performance and area goals for Amazon devices.

You will help define the processes, methods and tools for design and implementation of large complex IP blocks.

In this role you will :

  • Micro-architect and design hardware accelerator IP in Verilog HDL
  • Help define and own ASIC design methodologies
  • Lead cross functional SOC development activities
  • Work with the different stakeholders and functional teams to ensure delivery of high quality IP to SoC product teams
  • Provide technical leadership through personal example, mentorship, and strong teamwork

BASIC QUALIFICATIONS

  • BS degree or higher in EE or CE or CS
  • 5+ years or more of practical semiconductor ASIC design experience including owning end to end design of major SOC blocks
  • Successful tape outs as an owner of a major design block
  • Experience writing HDL in Verilog / SystemVerilog and understanding architectural models and algorithms in C / C++
  • Proficient in design methodologies and EDA tools
  • Experience working with Synthesis, timing and design constraints

PREFERRED QUALIFICATIONS

  • In-depth knowledge of CPU, DSP, or programmable accelerators
  • Experience working with RISC-V
  • SOC bring-up and post silicon validation experience
  • Experience with early power analysis
  • Architecture / System engineering experience
  • Experience developing with modern programming languages (Python, Java, C / C++), open-source technologies, and Linux.
  • Experience with gate level testing and multi clock design practices (CDC)
  • Experience working with software teams to tightly define the HW / SW interface including control / status registers, and error handling.
  • Experience working closely with physical design teams to develop highly optimized ASICs with excellent power, performance and area.
  • Experience in micro-architecture definition from architecture guideline and model analysis.
  • Experience in RTL coding and debug, as well as performance / power / area analysis and trade-offs
  • Experience in timing analysis and working with physical design teams to close timing.
  • Experience in working with internal and external partners.
  • 30+ days ago
Related jobs
Promoted
Cisco Systems, Inc.
San Jose, California

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. You will engage in dynamic collaboration with verification engineers, designers, and cross-functional teams, working together to ensure the successful veri...

Promoted
ScaleFlux
San Jose, California

ASIC Design Engineer to join our rapidly growing ASIC design team focused on high performance data center infrastructure ASIC design and SOC development. Electrical Engineering or Computer Engineering with industry experience. We are looking for highly talented, passionate, and versatile engineers t...

Promoted
Apple Inc.
Cupertino, California

As an ASIC Design Engineer in the Pixel IP design team, you will work closely with many cross-functional teams (chip integration, physical design, power, logic design, and verification) to build high performance and low power pixel processing engines. Do you love creating elegant solutions to highly...

Promoted
CyberCoders
San Jose, California

Computer Science, Electrical Engineering, Computer Engineering, or similar with 10+ years of experience:. Principal ASIC Design Verification Engineer - UVM, PCIe, CXL. We're expanding our team and looking to add a Principal ASIC Design Verification Engineer. So, if you are a Principal ASIC Design Ve...

Promoted
Ambarella Inc.
Santa Clara, California

Good understanding of computer architecture, logic design and VLSI design. Master’s degree in Electrical/Electronics/Computer Engineering with 0-5 years of experience. Designing and implementing video compression logic, image processing logic, vector processing and neural network accelerator logics,...

IntelliPro Group Inc.
Fremont, California

MS with 8+ years of relevant experience or PhD (with 3+ years of experience) in Electrical Engineering, Computer Engineering, Computer Science or related degree. Job Title:  ASIC/SoC Design Verification Engineer Position Type:  Full-Time / On-Site Location: Fremont, CA Salary Range / Rate:...

Amazon.com Services LLC
Sunnyvale, California

The candidate should also have the experience of working through one or more of the various design phases of Silicon development which are architecture definition, RTL design, Verification, IP design, Physical design, post silicon design and bring up. Collaborate with engineering leaders (SOC / ASIC...

Infinera
San Jose, California

Title: Staff ASIC Design Engineer. Electrical/Computer Engineering is a must; higher degrees preferred; Fresh Masters graduates are welcome to apply. Solid ASIC design (micro-architecture/implementation) and debugging skills. Good knowledge of ASIC design flow/tools, with backend knowledge being a g...

Advanced Micro Devices, Inc
San Jose, California

THE PERSON: A successful candidate will have an SOC/ASIC Design background with experience in the industry, would have participated in several silicon design projects with increasing level of scope/responsibilities and has a history of achieving results through effective execution. Strong verbal and...

PSG
San Jose, California

Digital and analog hardware circuit design. Perform and present gated design reviews with both internal staff, as well as with customers at specific times in the design lifecycle of components. Design maintenance/modification/optimization across a product life time. Assists in the engineering lab as...