Summary Join an ambitious and highly experienced team of silicon and distributed systems experts as a RTL design engineer.
You have the opportunity to build a groundbreaking new category of product, working alongside some of the industry's most talented hardware and software engineers to create truly disruptive infrastructure solutions that delight our customers.
We are looking for talented, motivated engineers with experience in building large-scale networking and computing chips, and who are looking to grow in a fast paced, dynamic startup environment.
We are looking for experienced designers who have the range to contribute across the full lifecycle of complex chip development, and who enthusiastically seek full ownership of large scale, challenging designs from concept to production.
Roles and Responsibilities Ownership of all aspects of the design process, from analysis of the design approach and tradeoffs, to specification, through RTL implementation.
Delivery of a robust, high performance design that meets the timing, area, reliability, testability, and power requirements set by the cross-functional engineering team.
Work with system software, architecture, and microarchitecture experts on the functional and performance requirements in the development of novel, high throughput engines for processing, moving, storing, and scheduling of data.
Support functional verification, from the involvement in setting the verification strategy, to the development of the test plan, through the execution of the testing and coverage phases.
Support for performance validation, to ensure that the product meets the strenuous performance demands of modern data centers across diverse use cases.
Support silicon bringup and post-silicon testing of mission critical functions. Skills / Qualifications Proven industry experience and successful track record in designing and building one or more of the following, in advanced silicon geometries : High-performance interface logic and / or processing pipelines for any popular bus or networking protocol such as PCIe, CXL, NV-Link, Ethernet, Infiniband, etc.
Experience with PCIe Gen5 / 6 and CXL at the Transaction Layer is preferred. High-performance pipelines with multi-threaded datapaths and ordering capabilities.
Demonstrating expert capability in designing blocks such as DMA controllers and queueing / doorbell engines; Expert knowledge of SystemVerilog Good knowledge of Python, Perl, or other scripting languages Junior role : Minimum BSEE / CE + 3 years or MSEE / CE + 2 years experience Mid role : Minimum BSEE / CE + 7 years or MSEE / CE + 5 years experience About Us Enfabrica is on a mission to revolutionize AI compute systems and infrastructure at scale through the development of superior-scaling networking silicon and software which we call the Accelerated Compute Fabric.
Founded and led by an executive team assembled from first-class semiconductor and distributed systems / software companies throughout the industry, Enfabrica sets themselves apart from other startups with a very strong engineering pedigree, a proven track record of delivering, deploying and scaling products in data center production environments, and significant investor support for our ambitious journey! Together, with their differentiated approach to solving the I / O bottlenecks in distributed AI and accelerated compute clusters, Enfabrica is unleashing the revolution in next-gen computing fabrics. Powered by JazzHR
Principal Digital IC Design Engineer - Verilog RTL
Digital logic design using RTL (Verilog preferred or VHDL), verification and documentation of detailed design solutions that involve SOC and ROIC implemetations. The ideal candidate would join a multidisciplinary group dedicated to the development of complex electronics for applications such as low ...
ASIC Design and Integration Engineer
As an ASIC Design and Integration Engineer, your responsibilities span various aspects of SOC design: - Develop memory controller micro architecture and design specifications - Design, implement and debug complex logic in SystemVerilog - Support font-end integration activities e. CDC, Synthesis, low...
ASIC Design and Integration Engineer
At Apple, new insights have a way of becoming extraordinary products, services, and customer experiences very quickly. The same passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it. Are you ready to j...
Analog IC Design Engineer
Strong device physics knowledge as it applies to analog IC designs. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a visionary and uncommonly talented IC Designer. In this role, the key responsibilities are the following: Invol...
ASIC RTL Design Engineer
Bechelor's Degree in Electrical Engineering, Computer Engineering or Computer Science and 8+ years of meaningful experience in SOC architecture and design experience or Master’s Degree in Electrical Engineering, Computer Engineering, or Computer Science and 6+ years of meaningful experience in SOC a...
Senior High-Speed Analog IC Design RD Engineer
The engineer will be hands-on with all phases of R&D including product definition, circuit design, layout, verification, bring-up, DVT, qualification, test and production ramp-up. Infinera is seeking a Senior/Staff High-Speed Analog IC Design R&D Engineer to create innovative products in a fast-pace...
Senior RTL Design Engineer
Perform RTL design of digital components in Verilog/systemverilog. Design constraints for synthesis and static timing analysis. Knowledge of front-end RTL design tools and methodologies. Help to improve/automate the design process. ...
ASIC Design Engineer.
Cisco’s silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography silicon organization and a large campus (with onsite gym, healthcare, and café, social interest groups, and philanthropy), with the startup culture and breadth of growth...
ASIC Design Engineer
Work with system and architecture teams to define chip requirements• Define top level chip architecture and develop detailed uArch specifications for digital block functions• Implement the functions in Verilog RTL to specification • Utilize state of the art low power design techniques to achieve agg...
ASIC Design Engineer
Design size/timing/power optimization via micro-architecture/RTL/Synthesis. Solid ASIC design (micro-architecture/implementation) and debugging skills. Work with system architect to define control plane spec / micro-architecture and RTL development. Electrical/Computer Engineering is a must; higher ...